A43L2616 AMIC Technology, Corp., A43L2616 Datasheet

Page 1

... All inputs are sampled at the positive going edge of the system clock General Description The A43L2616 is 67,108,864 bits synchronous high data rate Dynamic RAM organized 1,048,576 words by 16 bits, fabricated with AMIC’s high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock ...

Page 2

... LRAS LRAS LCBR CLK (August, 2001, Version 0.0) Data Input Register Column Decoder Latency & Burst Length Programming Register LCAS LWE Timing Register CKE CS RAS CAS 2 DQM LWCBR DQM WE AMIC Technology, Inc. A43L2616 LWE DQM DQi ...

Page 3

... Enables write operation and Row precharge. Makes data output Hi-Z, t SHZ after the clock and masks the output. Blocks data input when L(U)DQM active. Data inputs/outputs are multiplexed on the same pins. Power Supply: +3.3V 0.3V/Ground Provide isolated Power/Ground to DQs for improved noise immunity. 3 A43L2616 AMIC Technology, Inc. ...

Page 4

... Typ 3.0 3.3 V 2 5ns). VDD 4 Min Typ 2.5 CAS 2 0ºC to +70ºC ) Max Unit 3.6 V VDD See Figure 1 AMIC Technology, Inc. A43L2616 Max Unit 3.8 pF 3.8 pF 6.5 pF Note Note -2mA 2mA OL Note 2 Note 3 ...

Page 5

... V (min (min Input signals are changed one time during 30ns I = 0mA, Page Burst OL All bank Activated (min) CCD CCD t t (min CKE 0.2V 5 A43L2616 Value Unit 0.1 + 0.01 0.1 + 0.01 Speed Unit - 15ns 15ns 30 mA 100 mA 130 ...

Page 6

... 1.4V tr/tf = 1ns/1ns 1.4V See Fig.2 3.3V V (DC) = 2.4V -2mA OH OH 1200 V (DC) = 0.4V 2mA OL OL 50pF -6 CAS Latency Min 2 2.4V/0. =50 OUTPUT O 50pF (Fig Output Load Circuit -7 Max Min Max 1000 7 1000 5 - 5 2.5 - AMIC Technology, Inc. A43L2616 =1.4V TT Unit Note 1 ...

Page 7

... If tr & longer than 1ns, transient time compensation should be considered, i.e., (tr + tf)/2-1 ns should be added to the parameter. (August, 2001, Version 0.0) CAS Latency -6 Min Max 5.5 *All AC parameters are measured from half to half. 7 A43L2616 -7 Unit Note Min Max 2 ...

Page 8

... Note: 1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer. 2. Minimum delay is required to complete write. (August, 2001, Version 0.0) Version CAS Latency - 100 AMIC Technology, Inc. 8 A43L2616 Unit Note - ...

Page 9

... Exit Exit Valid Don’t Care Logic High Logic Low) 9 A43L2616 WE DQM BS0 A10 A9~A0, BS1 /AP A11 CODE Row Addr. L Column ...

Page 10

... Reserved CAS Latency BT Burst Length Type BT=0 Sequential Interleave Reserved Reserved Reserved Reserved AMIC Technology, Inc. A43L2616 A1 A0 Burst Length BT=1 1 Reserved 2 Reserved Reserved Reserved Reserved Reserved ...

Page 11

... A43L2616 Interleave Interleave ...

Page 12

... And the write burst length is programmed using A9. A7~A8, A11, BS0 and BS1 must be set to low for normal SDRAM operation. Refer to table for specific codes for various burst length, addressing modes and CAS latencies. 12 A43L2616 CAS and (The SDRAM should be in active mode with WE CAS ...

Page 13

... At the end of precharge, the bank enters the idle state and is ready to be activated again. Entry to Power Down, Auto refresh, Self refresh and Mode register Set etc, is possible only when both banks are in idle state. 13 A43L2616 CS , CAS ” after the last data input to be written into the RDL ...

Page 14

... If the system uses burst with high on CKE CAS auto refresh during normal operation recommended to used burst 4096 auto refresh cycles immediately after exiting self refresh. 14 A43L2616 (min)”. The minimum number RAS , , ...

Page 15

... DQM makes data out Hi-Z after 2 clocks which should masked by CKE “L”. 2. DQM masks both data-in and data-out. (August, 2001, Version 0.0) 2) Clock Suspended During Read (BL= Read Mask (BL= Hi-Z Hi Hi-Z Hi A43L2616 Masked by CKE Suspended Dout Masked by CKE Hi Hi DQM to Data-out Mask = 2 Hi-Z ...

Page 16

... Last data in to new column address delay. (= 1CLK). CDL (August, 2001, Version 0.0) Note 1 QB0 QB1 QB2 QB3 QA0 QB0 QB1 QB2 QB3 DQ(CL2) DQ(CL3) CAS access; read, write and block write. 16 A43L2616 3) Write interrupted by Read (BL = CCD Note2 A B DA0 QB0 QB1 DA0 QB0 t ...

Page 17

... To prevent bus contention, DQM should be issued which makes a least one gap between data in and data out. (August, 2001, Version Note Hi Hi Note 2 17 A43L2616 AMIC Technology, Inc. ...

Page 18

... Version 0.0) Note 2 PRE Note Masked by DQM PRE RDL PRE Note 1 Auto Precharge Starts Note 1 Auto Precharge Starts interrupt of the same/another bank is illegal. CAS 18 A43L2616 from this point. RP AMIC Technology, Inc. ...

Page 19

... CLK Note 4 CMD PRE CKE (August, 2001, Version 0.0) MRS ACT t 2CLK RP 2) Power Down (=Precharge Power Down) Exit t SS Internal A43L2616 CLK CKE t SS Note 2 CLK NOP ACT CMD Note 5 CMD CMD t RC AMIC Technology, Inc. ...

Page 20

... During read/write burst with auto precharge, RAS interrupt cannot be issued. Before the end of burst, new read/write stops read/write burst and starts new read/write burst or block write. During read/write burst with auto precharge, 20 A43L2616 CAS interrupt can not be issued. AMIC Technology, Inc. ...

Page 21

... A10/AP WE DQM High level is necessary High-Z DQ Precharge Auto Refresh (All Banks) (August, 2001, Version 0. Auto Refresh 21 A43L2616 KEY KEY KEY Mode Regiser Set AMIC Technology, Inc Row Active (A-Bank) : Don't care ...

Page 22

... SH *Note 2,3 *Note 2 *Note 3 *Note SLZ SHZ Read Write *Note 4 *Note *Note Row Active Precharge AMIC Technology, Inc. A43L2616 Don't care ...

Page 23

... Enable auto precharge, precharge bank B at end of burst Enable auto precharge, precharge bank C at end of burst Enable auto precharge, precharge bank D at end of burst. BS1 BS0 Precharge 0 0 Bank Bank Bank Bank All Banks 23 A43L2616 Operation AMIC Technology, Inc. ...

Page 24

... OH Qa0 Qa1 Qa2 Qa3 *Note SHZ SAC Precharge Row Active (A-Bank) (A-Bank) from the clock. SHZ *(t + CAS latency- RCD SAC 24 A43L2616 Cb0 Db0 Db1 Db2 Db3 t RDL Db0 Db1 Db2 Db3 t RDL Write (A-Bank) : Don't care AMIC Technology, Inc ...

Page 25

... High Cb *Note 2 *Note1 Qb2 Qa0 Qa1 Qb0 Qb1 Qa0 Qa1 Qb0 Qb1 Read (A-Bank) (A-Bank) before Row precharge, will be written. RDL 25 A43L2616 *Note RDL t CDL *Note3 Dc0 Dc1 Dd0 Dd1 Dc0 Dc1 Dd0 Dd1 ...

Page 26

... Read Row Active (B-Bank) (D-Bank) Precharge Precharge Row Active (A-Bank) (B-Bank) (C-Bank) WE CAS RAS , and are high at the clock high going edge. 26 A43L2616 *Note 2 CDd QCc0 QCc1 QCc2 QDd0 QDd1 QDd2 Read Precharge (D-Bank) (D-Bank) Precharge (C-Bank) : Don't care AMIC Technology, Inc ...

Page 27

... High CBb RCc RDd RCc RDd DAa3 DBb0 DBb1 DBb2 DBb3 DCc0 DCc1 t CDL Write Row Active (B-Bank) (D-Bank) Row Active (C-Bank) (C-Bank) 27 A43L2616 CCc CDd DDd0 DDd1 CDd2 t RDL *Note 1 Precharge Write (All Banks) (D-Bank) Write : Don't care AMIC Technology, Inc ...

Page 28

... High RDb RDb QAa1 QAa2 QAa3 DDb0 DDb1 QAa0 QAa1 QAa2 QAa3 DDb0 Precharge Write (A-Bank) (D-Bank) Row Active (D-Bank) 28 A43L2616 CDb RBc CBc RBC t CDL *Note 1 DDb2 DDb3 QBc0 DDb1 DDb2 DDb3 Read (B-Bank) Row Active ...

Page 29

... QAa0 QAa1 QAa2 QAa3 QAa0 QAa1 QAa2 QAa3 Auto Precharge Start Point (A-Bank/CL=3) (A-Bank) Auto Precharge Start Point (A-Bank/CL=2) 29 A43L2616 CBb DDb0 DDb1 DDb2 DDb3 DDb0 DDb1 DDb2 DDb3 Write with Auto Precharge Auto Precharge Start Point (D-Bank) ...

Page 30

... Row Active Read Suspension * Note : DQM needed to prevent bus contention. (August, 2001, Version 0. Qa0 Qa1 Qa2 Qa3 t SHZ Read 30 A43L2616 Note 1 Qb0 Qb1 Dc0 Dc2 t SHZ Write DQM Read DQM Clock Write Suspension : Don't care AMIC Technology, Inc ...

Page 31

... Note Precharge Power-down Exit Row Active Active Active Power-down Power-down Exit Entry ” prior to Row active command A43L2616 SHZ Qa0 Qa1 Qa2 Read Precharge : Don't care AMIC Technology, Inc. 19 ...

Page 32

... If the system uses burst refresh. (August, 2001, Version 0. Note 4 * Note 3 Hi-Z Self Refresh Exit 32 A43L2616 min Note 6 * Note 5 * Note 7 Auto Refresh AMIC Technology, Inc ...

Page 33

... Minimum 2 clock cycles should be met before new 3. Please refer to Mode Register Set table. (August, 2001, Version 0.0) Auto Refresh Cycle Auto Refresh WE activation at the same clock cycle with address key will set internal RAS activation. 33 A43L2616 High t RC Hi-Z New Command AMIC Technology, Inc. ...

Page 34

... NOP(Continue Burst to End Precharge NOP(Continue Burst to End Precharge ILLEGAL H BA CA,A10/AP ILLEGAL L BA CA,A10/AP ILLEGAL X BA RA, PA ILLEGAL ILLEGAL 34 A43L2616 Action Row Active) Row Active) Row Active AMIC Technology, Inc. Note ...

Page 35

... X X ILLEGAL NOP Idle after NOP Idle after ILLEGAL ILLEGAL ILLEGAL BA = Bank Address CA = Column Address 35 A43L2616 Action RCD RCD Auto Precharge PA = Precharge All AMIC Technology, Inc. Note ...

Page 36

... Refer to Operations in Table Begin Clock Suspend next cycle Exit Clock Suspend next cycle Maintain clock Suspend 36 A43L2616 Action Note RC RC (min) has to be elapse after CKE’s low RC AMIC Technology, Inc ...

Page 37

... Ordering Information Part No. Cycle Time (ns) A43L2616V-6 6 A43L2616V-7 7 (August, 2001, Version 0.0) Clock Frequency (MHz) Access Time 166 @ 143 @ A43L2616 Package 5 TSOP (II) 5 TSOP (II) AMIC Technology, Inc. ...

Page 38

... BSC 0.028 REF 0.463 BSC 0.400 BSC 1 0.031 BSC 0.016 0.020 0.024 0.40 0.031 REF 1 0.005 - - 0.12 1 0.005 - 0.010 0.12 2 0° - 8° 0° 38 A43L2616 unit: inches/mm Detail "A" R1 0.21 REF R2 0.665 REF Detail "A" Nom Max - 1.20 - 0.15 1.00 1.05 - 0.45 - 0.21 22.22 BSC 0.71 REF 11.76 BSC 10.16 BSC ...