A43L0616AV-7U AMIC Technology, Corp., A43L0616AV-7U Datasheet
A43L0616AV-7U
Related parts for A43L0616AV-7U
A43L0616AV-7U Summary of contents
Page 1
... Some AC parameter unit update 2.0 Erase -5 and -5.5 specification 2.1 Add 50L Pb-Free TSOP package type (May, 2003, Version 2.1) 512K X 16 Bit X 2 Banks Synchronous DRAM A43L0616A Issue Date Remark December 4, 2000 Preliminary February 13, 2001 April 11, 2001 May 29, 2001 Final May 10, 2002 May 5, 2003 AMIC Technology, Corp. ...
Page 2
... Pin TSOP (II) possible on every clock cycle. Range of operating frequencies, programmable latencies allows the same device to be useful for a variety of high bandwidth, high performance memory system applications A43L0616AV ...
Page 3
... CLK ADD LRAS LRAS LCBR CLK (May, 2003, Version 2.1) Data Input Register 512K X 16 512K X 16 Column Decoder Latency & Burst Length Programming Register LCAS LWE Timing Register CKE CS RAS CAS 2 A43L0616A LDQM LWCBR L(U)DQM WE AMIC Technology, Corp. LWE LDQM DQi ...
Page 4
... Enables write operation and Row precharge. Makes data output Hi-Z, t SHZ after the clock and masks the output. Blocks data input when L(U)DQM active. Data inputs/outputs are multiplexed on the same pins. Power Supply: +3.3V 0.3V/Ground Provide isolated Power/Ground to DQs for improved noise immunity. 3 A43L0616A AMIC Technology, Corp. ...
Page 5
... OL 5ns). VDD 4 Min Typ 2 2 CAS 0ºC to +70ºC or -40ºC to +85ºC) Max Unit 3.6 V VDD See Figure 1 AMIC Technology, Corp. A43L0616A Max Unit Note Note -2mA 2mA OL Note 2 Note 3 ...
Page 6
... Page Burst (min) CCD CCD t (min 0.2V 5 A43L0616A Value 0.1 + 0.01 0.1 + 0.01 Speed CAS Latency -6 -7 190 160 15ns 15ns 210 180 2 - 180 210 180 1 (min). CC (min). CC AMIC Technology, Corp. Unit F F Unit Notes ...
Page 7
... See Fig.2 V (DC) = 2.4V -2mA (DC) = 0.4V 2mA OL OL 30pF -6 CAS Latency Min Max 3 6 1000 2.5 3 2.5 2 2.5 6 A43L0616A =50 OUTPUT O 30pF (Fig Output Load Circuit -7 Min Max 7 1000 8 5 2.5 2 AMIC Technology, Corp. =1.4V Unit Note 1 ...
Page 8
... If tr & longer than 1ns, transient time compensation should be considered, i.e., (tr + tf)/2-1 ns should be added to the parameter. (May, 2003, Version 2.1) -6 CAS Latency Min Max *All AC parameters are measured from half to half. 7 A43L0616A -7 Unit Note Min Max 2 2 AMIC Technology, Corp ...
Page 9
... In case of row precharge interrupt, auto precharge and read burst stop. (May, 2003, Version 2.1) CAS Version Latency - 100 A43L0616A Unit Note - CLK 2 2 CLK 2 CLK 2 CLK CLK 4 CLK AMIC Technology, Corp. ...
Page 10
... BA A10/ A9~ CODE Row Addr. L Column Addr Column Addr AMIC Technology, Corp. Notes 1 4 ...
Page 11
... Reserved 10 A43L0616A Burst Length Burst Length Type BT=0 Sequential Interleave Reserved Reserved Reserved 256(Full) AMIC Technology, Corp BT=1 Reserved Reserved 4 8 Reserved Reserved Reserved Reserved (Note 3) ...
Page 12
... Interleave AMIC Technology, Corp ...
Page 13
... A9. A7~A8, A10/AP and BA must be set to low for normal SDRAM operation. Refer to table for specific codes for various burst length, addressing modes and CAS latencies. 12 A43L0616A CAS and (The SDRAM should be in active mode with WE CAS , going low is the data written in AMIC Technology, Corp and , RAS , ...
Page 14
... RAS and A10/AP with valid BA (min) is satisfied from the bank RAS ” is defined as the RP ” with clock cycle RP (max). Therefore, each bank has to be RAS (max) from the bank activate RAS AMIC Technology, Corp. and WE ...
Page 15
... A43L0616A (min)”. The minimum number RAS , , CAS and CKE with high on ” before the SDRAM reaches idle RC AMIC Technology, Corp. ” with ...
Page 16
... DQM masks both data-in and data-out. (May, 2003, Version 2.1) 2) Clock Suspended During Read (BL= Read Mask (BL= Hi-Z Hi Hi-Z Hi A43L0616A Masked by CKE Suspended Dout Masked by CKE Hi Hi DQM to Data-out Mask = AMIC Technology, Corp. ...
Page 17
... Version 2.1) Note 1 QB0 QB1 QB2 QB3 QA0 QB0 QB1 QB2 QB3 DQ(CL2) DQ(CL3) CAS access; read, write and block write. 16 A43L0616A 3) Write interrupted by Read (BL = CCD Note2 A B DA0 QB0 QB1 DA0 QB0 t CDL Note3 AMIC Technology, Corp. QB1 ...
Page 18
... To prevent bus contention, DQM should be issued which makes a least one gap between data in and data out. (May, 2003, Version Note Hi Hi Note 2 17 A43L0616A AMIC Technology, Corp. ...
Page 19
... Version 2.1) Note 2 PRE Note Masked by DQM PRE RDL PRE Note 1 Auto Precharge Starts Note 1 Auto Precharge Starts CAS interrupt of the same/another bank is illegal. 18 A43L0616A from this point. RP AMIC Technology, Corp. ...
Page 20
... Version 2.1) 2) Write Burst Stop (BL=8) PRE Note 1 RDL 4) Read Burst Stop (BL=4) PRE Note DQ(CL2 DQ(CL3) MRS ACT t 1CLK RP 19 A43L0616A CLK CMD WR STOP (note 2) BDL CLK CMD RD STOP AMIC Technology, Corp. Note ...
Page 21
... Before/After self refresh mode, burst auto refresh cycle (2K cycles ) is recommended. (May, 2003, Version 2.1) 2) Power Down (=Precharge Power Down) Exit t SS Internal CLK A43L0616A CLK CKE t SS Note 2 NOP ACT CMD Note 5 CMD CMD t RC AMIC Technology, Corp. ...
Page 22
... During read/write burst with auto precharge, RAS interrupt cannot be issued. Before the end of burst, new read/write stops read/write burst and starts new read/write burst or block write. During read/write burst with auto precharge, 21 A43L0616A CAS interrupt can not be issued. AMIC Technology, Corp. ...
Page 23
... A10/AP WE DQM High level is necessary High-Z DQ Precharge Auto Refresh (All Banks) (May, 2003, Version 2. Auto Refresh 22 A43L0616A KEY KEY KEY Mode Regiser Set AMIC Technology, Corp Row Active (A-Bank) : Don't care ...
Page 24
... *Note 2,3 *Note 2 *Note 3 *Note SAC SLZ SHZ Read Write 23 A43L0616A *Note 4 *Note *Note Row Active Precharge AMIC Technology, Corp Don't care ...
Page 25
... Disable auto precharge, leave bank A active at end of burst. 1 Disable auto precharge, leave bank B active at end of burst. 0 Enable auto precharge, precharge bank A at end of burst. 1 Enable auto precharge, precharge bank B at end of burst. BA Precharge 0 Bank A 1 Bank B X Both Bank 24 A43L0616A AMIC Technology, Corp. ...
Page 26
... SHZ SAC Precharge Row Active (A-Bank) (A-Bank) from the clock. SHZ *(t + CAS latency- RCD SAC 25 A43L0616A Cb0 Db0 Db1 Db2 Db3 t RDL Db0 Db1 Db2 Db3 t RDL Write Precharge (A-Bank) (A-Bank) AMIC Technology, Corp Don't care ...
Page 27
... Qb0 Qb1 Dc0 Qa0 Qa1 Qb0 Dc0 Write Read (A-Bank) (A-Bank) before Row precharge, will be written. RDL 26 A43L0616A *Note 2 Cd0 t RDL t CDL *Note3 Dc1 Dd0 Dd1 Dc1 Dd0 Dd1 Write Precharge (A-Bank) (A-Bank) : Don't care AMIC Technology, Corp. 19 ...
Page 28
... A43L0616A CAc CBd CAe QBb2 QBb3 QAc0 QAc1 QBd0 QBd1 QAe0 QAe1 QBb1 QBb2 QBb3 QAc0 QAc1 QBd0 QBd1 QAe0 QAe1 Read Read Read Precharge (B-Bank) (A-Bank) (A-Bank) : Don't care AMIC Technology, Corp *Note 2 ...
Page 29
... Version 2. High RBb CBb RBb DBb0 DBb1 DBb2 DBb3 DAc0 DAc1 t CDL Write (B-Bank) 28 A43L0616A *Note 2 CAc CBd DBd0 DBd1 t RDL *Note 1 Precharge Write (Both Banks) (A-Bank) Write (B-Bank) : Don't care AMIC Technology, Corp ...
Page 30
... Precharge (A-Bank) (B-Bank) Row Active (B-Bank) 29 A43L0616A CBb RAc CAc RAc t CDL *Note 1 DBb0 DBb1 DBb2 DBb3 QAc0 DBb0 DBb1 DBb2 DBb3 Write Read (A-Bank) Row Active (A-Bank) AMIC Technology, Corp QAc1 QAc2 QAc0 QAc1 : Don't care ...
Page 31
... QAa0 QAa1 QAa2 QAa3 QAa0 QAa1 QAa2 QAa3 Auto Precharge Start Point (A-Bank) 30 A43L0616A CBb DBb0 DBb1 DBb2 DBb3 DBb0 DBb1 DBb2 DBb3 Auto Precharge Write with Start Point Auto Precharge (B-Bank) (B-Bank) : Don't care AMIC Technology, Corp. 19 ...
Page 32
... Auto Precharge (B-Bank) (B-Bank) Auto Precharge Strart Point (A-Bank) *Note 1 after A Bank auto precharge starts A43L0616A Qb3 Qb2 Qb3 Row Active (A-Bank) Auto Precharge : Don't care AMIC Technology, Corp Da0 Da1 Da0 Da1 Write with (A-Bank) ...
Page 33
... Qa0 Qa1 Qa2 Qa3 * Note 1 Auto Precharge Read with Auto Precharge Start Point (B-Bank) (A-Bank) Row Active (B-Bank) 32 A43L0616A Qb0 Qb1 Qb2 Qb3 Qb0 Qb1 Db2 Db3 Auto Precharge Start Point (B-Bank) AMIC Technology, Corp Don't care ...
Page 34
... Note 2 1 QAa0 QAa1 QAa2 QAa3 QAa4 2 QAa0 QAa1 QAa2 QAa3 QAa4 Read Burst Stop (A-Bank) 33 A43L0616A QAb0 QAb1 QAb2 QAb3 QAb4 QAb5 QAb0 QAb1 QAb2 QAb3 QAb4 QAb5 Precharge (A-Bank) : Don't care RAS interrupt. AMIC Technology, Corp ...
Page 35
... Burst stop is valid only at every burst length. (May, 2003, Version 2. High CAb * Note 1 t BDL * Note 2 DAa1 DAa2 DAa3 DAa4 DAb0 DAb1 DAb2 DAb3 Write Burst Stop (A-Bank) 34 A43L0616A RDL * Note 3 DAb4 DAb5 Precharge (A-Bank) : Don't care AMIC Technology, Corp. 19 ...
Page 36
... RAc QAb0 QAb1 QAb0 QAb1 Row Active (A-Bank) Read with Auto Precharge (A-Bank) 35 A43L0616A Note 2 CBc CAd DBc0 QAd0 QAd1 DBc0 QAd0 Read (A-Bank) Write with Auto Precharge (B-Bank) AMIC Technology, Corp QAd1 Precharge (A-Bank) : Don't care ...
Page 37
... Note : DQM needed to prevent bus contention. (May, 2003, Version 2. Qa1 Qa2 Qa3 t SHZ Read 36 A43L0616A Note 1 Qb0 Qb1 Dc0 Dc2 t SHZ Write Read DQM DQM Clock Write Suspension : Don't care AMIC Technology, Corp ...
Page 38
... Version 2. Note Precharge Power-down Exit Row Active Active Active Power-down Power-down Exit Entry ” prior to Row active command A43L0616A Qa0 Qa1 Qa2 Read Precharge AMIC Technology, Corp Don't care ...
Page 39
... If the system uses burst refresh. (May, 2003, Version 2. Note 4 * Note 3 Hi-Z Self Refresh Exit 38 A43L0616A min Note 6 * Note 5 * Note 7 Auto Refresh AMIC Technology, Corp Don't care ...
Page 40
... Please refer to Mode Register Set table. (May, 2003, Version 2.1) Auto Refresh Cycle Auto Refresh WE activation at the same clock cycle with address key will set internal RAS activation. 39 A43L0616A High t RC Hi-Z New Command AMIC Technology, Corp Don't care ...
Page 41
... NOP(Continue Burst to End Precharge NOP(Continue Burst to End Precharge ILLEGAL H BA CA,A10/AP ILLEGAL L BA CA,A10/AP ILLEGAL X BA RA, PA ILLEGAL ILLEGAL 40 A43L0616A Action Row Active) Row Active) Row Active AMIC Technology, Corp. Note ...
Page 42
... X X ILLEGAL NOP Idle after NOP Idle after ILLEGAL ILLEGAL ILLEGAL BA = Bank Address CA = Column Address 41 A43L0616A Action RCD RCD Auto Precharge PA = Precharge All AMIC Technology, Corp. Note ...
Page 43
... Refer to Operations in Table Begin Clock Suspend next cycle Exit Clock Suspend next cycle Maintain clock Suspend 42 A43L0616A Action Note RC RC (min) has to be elapse after CKE’s low RC AMIC Technology, Corp ...
Page 44
... Ordering Information Part No. Cycle Time (ns) A43L0616AV-6 6 A43L0616AV-7 7 A43L0616AV-6F 6 A43L0616AV-7F 7 A43L0616AV-7U 7 Note: -F for Pb-Free for industrial operating temperature range (May, 2003, Version 2.1) Clock Frequency (MHz) Access Time 166 @ 5 125 @ 6 143 @ 6 125 @ 7 166 @ 5 125 @ ...
Page 45
... A43L0616A unit: inches/mm Detail "A" R0.15 REF. R0.15 REF Detail "A" Nom Max - 1. 1.016 1.05 - 0.45 - 0.21 20.955 21.055 11.76 11.96 10.16 10.26 0.800 - 0.50 0.60 - 5° AMIC Technology, Corp. ...