MSC8102D Motorola / Freescale Semiconductor, MSC8102D Datasheet - Page 18

no-image

MSC8102D

Manufacturer Part Number
MSC8102D
Description
Quad Core 16-Bit Digital Signal Processor
Manufacturer
Motorola / Freescale Semiconductor
Datasheet
Direct Slave Interface, System Bus, and Interrupt Signals
1-10
Signal Name
IRQ3
DP3
DREQ2
EXT_BR3
IRQ4
DP4
DACK3
EXT_DBG3
IRQ5
DP5
DACK4
EXT_BG3
IRQ6
DP6
DREQ3
Output
Output
Output
Output
Output
Output
Output
Output
Type
Input/
Input/
Input/
Input/
Table 1-5. DSI, System Bus, and Interrupt Signals (Continued)
Input
Input
Input
Input
Input
Input
Input
Interrupt Request 3
One of fifteen external lines that can request a service routine, via the internal interrupt
controller, from the SC140 core.
System Bus Data Parity 3
The agent that drives the data bus also drives the data parity signals. The value driven on
the data parity 3 pin should give odd parity (odd number of ones) on the group of signals
that includes data parity 3 and D[24–31].
DMA Request 2
Used by an external peripheral to request DMA service.
External Bus Request 3
An external master should assert this pin to request bus ownership from the internal
arbiter.
Interrupt Request 4
One of fifteen external lines that can request a service routine, via the internal interrupt
controller, from the SC140 core.
System Bus Data Parity 4
The agent that drives the data bus also drives the data parity signals. The value driven on
the data parity 4 pin should give odd parity (odd number of ones) on the group of signals
that includes data parity 4 and D[32–39].
DMA Acknowledge 3
The DMA drives this output to acknowledge the DMA transaction on the bus.
External Data Bus Grant 3
The MSC8102 asserts this pin to grant data bus ownership to an external bus master.
Interrupt Request 5
One of fifteen external lines that can request a service routine, via the internal interrupt
controller, from the SC140 core.
System Bus Data Parity 5
The agent that drives the data bus also drives the data parity signals. The value driven on
the data parity 5 pin should give odd parity (odd number of ones) on the group of signals
that includes data parity 5 and D[40–47].
DMA Acknowledge 4
The DMA drives this output to acknowledge the DMA transaction on the bus.
External Bus Grant 3
The MSC8102 asserts this pin to grant bus ownership to an external bus.
Interrupt Request 6
One of fifteen external lines that can request a service routine, via the internal interrupt
controller, from the SC140 core.
System Bus Data Parity 6
The agent that drives the data bus also drives the data parity signals. The value driven on
the data parity 6 pin should give odd parity (odd number of ones) on the group of signals
that includes data parity 6 and D[48–55].
DMA Request 3
Used by an external peripheral to request DMA service.
2
2
2
Description

Related parts for MSC8102D