SAM9G45 Atmel Corporation, SAM9G45 Datasheet - Page 894

no-image

SAM9G45

Manufacturer Part Number
SAM9G45
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of SAM9G45

Flash (kbytes)
0 Kbytes
Pin Count
324
Max. Operating Frequency
400 MHz
Cpu
ARM926
Hardware Qtouch Acquisition
No
Max I/o Pins
160
Ext Interrupts
160
Usb Transceiver
3
Usb Speed
Hi-Speed
Usb Interface
Host, Device
Spi
2
Twi (i2c)
2
Uart
5
Lin
4
Ssc
2
Ethernet
1
Sd / Emmc
2
Graphic Lcd
Yes
Video Decoder
No
Camera Interface
Yes
Adc Channels
8
Adc Resolution (bits)
10
Adc Speed (ksps)
440
Resistive Touch Screen
Yes
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
64
Self Program Memory
NO
External Bus Interface
2
Dram Memory
DDR2/LPDDR, SDRAM/LPSDR
Nand Interface
Yes
Picopower
No
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.8/3.3
Operating Voltage (vcc)
0.9 to 1.1
Fpu
No
Mpu / Mmu
No/Yes
Timers
6
Output Compare Channels
6
Input Capture Channels
6
Pwm Channels
4
32khz Rtc
Yes
Calibrated Rc Oscillator
No
40.3
Figure 40-1. UART Functional Block Diagram
Table 40-1.
40.4
40.4.1
40.4.2
894
894
Pin Name
URXD
UTXD
Block Diagram
Product Dependencies
Management
SAM9G35
SAM9G35
Controller
I/O Lines
Power Management
Power
UART Pin Description
APB
Peripheral
Bridge
The UART pins are multiplexed with PIO lines. The programmer must first configure the corre-
sponding PIO Controller to enable I/O line operations of the UART.
Table 40-2.
The UART clock is controllable through the Power Management Controller. In this case, the pro-
grammer must first configure the PMC to enable the UART clock. Usually, the peripheral
identifier used for this purpose is 1.
Description
UART Receive Data
UART Transmit Data
Instance
UART0
UART0
UART1
UART1
MCK
I/O Lines
Baud Rate
Generator
UART
DMA Controller
URXD0
URXD1
UTXD0
UTXD1
Signal
Transmit
Interrupt
Receive
Control
Type
Input
Output
I/O Line
PC17
PC16
PC9
PC8
uart_irq
Parallel
Output
Input/
Peripheral
11053B–ATARM–22-Sep-11
11053B–ATARM–22-Sep-11
C
C
C
C
URXD
UTXD

Related parts for SAM9G45