SAM9G10 Atmel Corporation, SAM9G10 Datasheet - Page 224

• Manufacturer Part Number: SAM9G10
• Manufacturer: Atmel Corporation

Specifications of SAM9G10

• Flash (kbytes): 0 Kbytes
• Pin Count: 217
• Max. Operating Frequency: 266 MHz
• Cpu: ARM926
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 96
• Ext Interrupts: 96
• Usb Transceiver: 3
• Usb Speed: Full Speed
• Usb Interface: Host, Device
• Spi: 2
• Twi (i2c): 1
• Uart: 4
• Ssc: 3
• Sd / Emmc: 1
• Graphic Lcd: Yes
• Video Decoder: No
• Camera Interface: No
• Resistive Touch Screen: No
• Temp. Sensor: No
• Crypto Engine: No
• Sram (kbytes): 16
• Self Program Memory: NO
• External Bus Interface: 1
• Dram Memory: sdram
• Nand Interface: Yes
• Picopower: No
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 1.8/3.3
• Operating Voltage (vcc): 1.08 to 1.32
• Fpu: No
• Mpu / Mmu: No/Yes
• Timers: 3
• Output Compare Channels: 3
• Input Capture Channels: 3
• 32khz Rtc: Yes
• Calibrated Rc Oscillator: No

23.5
Figure 23-3. I/O Line Control Logic
224
224
PIO_SCDR
Peripheral C Output Enable
Peripheral D Output Enable
Peripheral A Output Enable
Peripheral B Output Enable
Functional Description
Slow Clock
SAM9G35
SAM9G35
Peripheral A Output
Peripheral B Output
Peripheral C Output
Peripheral D Output
PIO Clock
PIO_IFSCDR[0]
PIO_IFSCER[0]
PIO_IFSCSR[0]
Divider
Clock
PIO_ABCDSR1[0]
PIO_ABCDSR2[0]
The PIO Controller features up to 32 fully-programmable I/O lines. Most of the control logic asso-
ciated to each I/O is represented in
represents but one of up to 32 possible indexes.
1
0
PIO_IFER[0]
PIO_IFDR[0]
Programmable
PIO_OER[0]
PIO_ODR[0]
Debouncing
00
01
10
11
00
01
10
11
PIO_IFSR[0]
Glitch
Filter
or
PIO_OSR[0]
PIO_SODR[0]
PIO_CODR[0]
PIO_PER[0]
PIO_PDR[0]
1
0
PIO_ODSR[0]
PIO_PSR[0]
Resynchronization
D
DFF
Q
Stage
D
PIO_PDSR[0]
DFF
Q
1
0
1
0
Figure
PIO_MDER[0]
PIO_MDDR[0]
DETECTOR
23-3. In this description each signal shown
PIO_IER[31]
PIO_IDR[31]
EVENT
PIO_MDSR[0]
PIO_IER[0]
PIO_IDR[0]
PIO_IMR[31]
PIO_ISR[31]
PIO_IMR[0]
1
0
0
1
PIO_PUDR[0]
PIO_PUER[0]
PIO_ISR[0]
PIO_PUSR[0]
(Up to 32 possible inputs)
11053B–ATARM–22-Sep-11
11053B–ATARM–22-Sep-11
PIO Interrupt
Peripheral C Input
Peripheral A Input
Peripheral B Input
Peripheral D Input
Pad