ATmega162 Atmel Corporation, ATmega162 Datasheet - Page 250
ATmega162
Manufacturer Part Number
ATmega162
Description
Manufacturer
Atmel Corporation
Specifications of ATmega162
Flash (kbytes)
16 Kbytes
Pin Count
44
Max. Operating Frequency
16 MHz
Cpu
8-bit AVR
# Of Touch Channels
16
Hardware Qtouch Acquisition
No
Max I/o Pins
35
Ext Interrupts
3
Usb Speed
No
Usb Interface
No
Spi
1
Uart
2
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Analog Comparators
1
Resistive Touch Screen
No
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
1
Eeprom (bytes)
512
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
No
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.8 to 5.5
Operating Voltage (vcc)
1.8 to 5.5
Fpu
No
Mpu / Mmu
no / no
Timers
4
Output Compare Channels
6
Input Capture Channels
2
Pwm Channels
6
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ATmega162-16AI
Manufacturer:
MIT
Quantity:
170
Part Number:
ATmega162-16AI
Manufacturer:
ATMEL
Quantity:
20 000
Company:
Part Number:
ATmega162-16AU
Manufacturer:
AVX
Quantity:
600 000
Company:
Part Number:
ATmega162-16AU
Manufacturer:
ATMEL
Quantity:
1 600
Part Number:
ATmega162-16AU
Manufacturer:
ATMEL
Quantity:
20 000
Part Number:
ATmega162-16MU
Manufacturer:
QFN
Quantity:
20 000
Part Number:
ATmega16216AU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
ATmega162V-8PU
Manufacturer:
IDT
Quantity:
74
Programming via
the JTAG Interface
Programming Specific
JTAG Instructions
250
ATmega162/V
Programming through the JTAG interface requires control of the four JTAG specific pins: TCK,
TMS, TDI, and TDO. Control of the Reset and clock pins is not required.
To be able to use the JTAG interface, the JTAGEN Fuse must be programmed. The device is
default shipped with the Fuse programmed. In addition, the JTD bit in MCUCSR must be
cleared. Alternatively, if the JTD bit is set, the External Reset can be forced low. Then, the JTD
bit will be cleared after two chip clocks, and the JTAG pins are available for programming. This
provides a means of using the JTAG pins as normal port pins in running mode while still allowing
In-System Programming via the JTAG interface. Note that this technique can not be used when
using the JTAG pins for Boundary-scan or On-chip Debug. In these cases the JTAG pins must
be dedicated for this purpose.
As a definition in this datasheet, the LSB is shifted in and out first of all Shift Registers.
The Instruction Register is 4-bit wide, supporting up to 16 instructions. The JTAG instructions
useful for Programming are listed below.
The OPCODE for each instruction is shown behind the instruction name in hex format. The text
describes which Data Register is selected as path between TDI and TDO for each instruction.
The Run-Test/Idle state of the TAP controller is used to generate internal clocks. It can also be
used as an idle state between JTAG sequences. The state machine sequence for changing the
instruction word is shown in
Figure
107.
2513K–AVR–07/09