ATmega162 Atmel Corporation, ATmega162 Datasheet - Page 150

• Manufacturer Part Number: ATmega162
• Manufacturer: Atmel Corporation

Specifications of ATmega162

• Flash (kbytes): 16 Kbytes
• Pin Count: 44
• Max. Operating Frequency: 16 MHz
• Cpu: 8-bit AVR
• # Of Touch Channels: 16
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 35
• Ext Interrupts: 3
• Usb Speed: No
• Usb Interface: No
• Spi: 1
• Uart: 2
• Graphic Lcd: No
• Video Decoder: No
• Camera Interface: No
• Analog Comparators: 1
• Resistive Touch Screen: No
• Temp. Sensor: No
• Crypto Engine: No
• Sram (kbytes): 1
• Eeprom (bytes): 512
• Self Program Memory: YES
• Dram Memory: No
• Nand Interface: No
• Picopower: No
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 1.8 to 5.5
• Operating Voltage (vcc): 1.8 to 5.5
• Fpu: No
• Mpu / Mmu: no / no
• Timers: 4
• Output Compare Channels: 6
• Input Capture Channels: 2
• Pwm Channels: 6
• 32khz Rtc: Yes
• Calibrated Rc Oscillator: Yes

150
ATmega162/V
• Bit 5:4 – COM21:0: Compare Match Output Mode
These bits control the Output Compare pin (OC2) behavior. If one or both of the COM21:0 bits
are set, the OC2 output overrides the normal port functionality of the I/O pin it is connected to.
However, note that the Data Direction Register (DDR) bit corresponding to OC2 pin must be set
in order to enable the output driver.
When OC2 is connected to the pin, the function of the COM21:0 bits depends on the WGM21:0
bit setting.
normal or CTC mode (non-PWM).
Table 61. Compare Output Mode, non-PWM Mode
Table 62
mode.
Table 62. Compare Output Mode, Fast PWM Mode
Note:
Table 63
PWM mode.
Table 63. Compare Output Mode, Phase Correct PWM Mode
Note:
COM21
COM21
COM21
0
0
1
1
0
0
1
1
0
0
1
1
1. A special case occurs when OCR2 equals TOP and COM21 is set. In this case, the Compare
1. A special case occurs when OCR2 equals TOP and COM21 is set. In this case, the Compare
shows the COM21:0 bit functionality when the WGM21:0 bits are set to phase correct
shows the COM21:0 bit functionality when the WGM21:0 bits are set to fast PWM
COM20
Table 61
Match is ignored, but the set or clear is done at TOP. See
more details.
Match is ignored, but the set or clear is done at TOP. See
146
0
1
0
1
for more details.
COM20
COM20
0
1
0
1
0
1
0
1
Description
Normal port operation, OC2 disconnected.
Reserved
Clear OC2 on Compare Match when up-counting. Set OC2 on Compare
Match when down-counting.
Set OC2 on Compare Match when up-counting. Clear OC2 on Compare
Match when down-counting.
shows the COM21:0 bit functionality when the WGM21:0 bits are set to a
Description
Normal port operation, OC2 disconnected.
Reserved
Clear OC2 on Compare Match, set OC2 at TOP.
Set OC2 on Compare Match, clear OC2 at TOP.
Description
Normal port operation, OC2 disconnected.
Toggle OC2 on Compare Match.
Clear OC2 on Compare Match.
Set OC2 on Compare Match.
(1)
(1)
“Phase Correct PWM Mode” on page
“Fast PWM Mode” on page 145
2513K–AVR–07/09
for