LPC4350FET256,551 NXP Semiconductors, LPC4350FET256,551 Datasheet - Page 57

no-image

LPC4350FET256,551

Manufacturer Part Number
LPC4350FET256,551
Description
IC MCU 32BIT 256LBGA
Manufacturer
NXP Semiconductors
Series
LPC43xxr
Datasheet

Specifications of LPC4350FET256,551

Core Processor
ARM® Cortex™-M4/M0
Core Size
32-Bit Dual-Core
Speed
150MHz
Connectivity
CAN, EBI/EMI, Ethernet, I²C, Microwire, SD/MMC, SPI, SSI, SSP, UART/USART, USB OTG
Peripherals
Brown-out Detect/Reset, DMA, I²S, LCD, Motor Control PWM, POR, PWM, WDT
Number Of I /o
146
Program Memory Size
-
Program Memory Type
ROMless
Eeprom Size
-
Ram Size
264K x 8
Voltage - Supply (vcc/vdd)
2.2 V ~ 3.6 V
Data Converters
A/D 16x10b; D/A 1x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
256-LBGA
Lead Free Status / Rohs Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LPC4350FET256,551
Manufacturer:
NXP Semiconductors
Quantity:
10 000
NXP Semiconductors
Table 3.
LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See
LPC4350_30_20_10
Objective data sheet
Symbol
PF_4
PF_5
PF_6
Pin description
D10
E9
E7
x
-
-
…continued
H4
-
-
172 120 83
190 -
192 -
All information provided in this document is subject to legal disclaimers.
Rev. 2.1 — 23 September 2011
-
-
[3]
[6]
[6]
I;IA
I; PU -
I; PU -
I/O SSP1_SCK — Serial clock for SSP1.
I
O
-
-
-
O
I/O I2S0_RX_SCK — I2S transmit clock. It is driven by
I/O U3_UCLK — Serial clock input/output for USART3 in
I/O SSP1_SSEL — Slave Select for SSP1.
O
I/O GPIO7[19] — General purpose digital input/output
-
I/O SGPIO4 — General purpose digital input/output pin.
-
I
I/O U3_DIR — RS-485/EIA-485 output enable/direction
I/O SSP1_MISO — Master In Slave Out for SSP1.
O
I/O GPIO7[20] — General purpose digital input/output
-
I/O SGPIO5 — General purpose digital input/output pin.
I/O I2S1_TX_SDA — I2S1 transmit data. It is driven by
I
Description
GP_CLKIN — General purpose clock input to the
CGU.
TRACECLK — Trace clock.
R — Function reserved.
R — Function reserved.
R — Function reserved.
I2S0_TX_MCLK — I2S transmit master clock.
the master and received by the slave. Corresponds to
the signal SCK in the I
R — Function reserved.
synchronous mode.
TRACEDATA[0] — Trace data, bit 0.
pin.
R — Function reserved.
R — Function reserved.
ADC1_4 — ADC1, input channel 4.
R — Function reserved.
control for USART3.
TRACEDATA[1] — Trace data, bit 1.
pin.
R — Function reserved.
the transmitter and read by the receiver. Corresponds
to the signal SD in the I
ADC1_3 — ADC1, input channel 3.
32-bit ARM Cortex-M4/M0 microcontroller
Table
LPC4350/30/20/10
2.
2
S-bus specification.
2
S-bus specification.
© NXP B.V. 2011. All rights reserved.
57 of 145

Related parts for LPC4350FET256,551