UJA1023T/2R04,512 NXP Semiconductors, UJA1023T/2R04,512 Datasheet - Page 34

IC CAN/LIN I/O SLAVE 32HTSSOP

UJA1023T/2R04,512

Manufacturer Part Number
UJA1023T/2R04,512
Description
IC CAN/LIN I/O SLAVE 32HTSSOP
Manufacturer
NXP Semiconductors
Datasheet

Specifications of UJA1023T/2R04,512

Applications
LIN Controller
Interface
LIN (Local Interconnect Network)
Voltage - Supply
6.5 V ~ 27 V
Package / Case
16-SOIC (3.9mm Width)
Mounting Type
Surface Mount
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
935281302512
UJA1023T/2R04
UJA1023T/2R04
NXP Semiconductors
UJA1023
Product data sheet
7.4 Configuration pins C1 to C3
7.5 LIN transceiver
The structure of the configuration pins C1 to C3 (Cx) is shown in
a pull-up to the battery. The pull-up is switched on during node address configuration only.
In all other cases the Cx have high-impedance behavior.
In order to have a safety margin against ground shift the input threshold of the
configuration pins is about 0.5 × V
In addition the configuration pin C3 has a low-side driver to provide the output signal
during daisy chain ID configuration.
The integrated LIN transceiver of the UJA1023 is compliant with LIN 2.0 / SAE J2602 and
provides:
Fig 11. INH structure
Fig 12. Configuration pin structure
Integrated 30 kΩ termination resistor
Internal LIN-termination switch (RTLIN)
Disabling of termination switch during a short-circuit from LIN to GND
All information provided in this document is subject to legal disclaimers.
ADC mode
output
Rev. 5 — 17 August 2010
FF
FF
Cx
BAT
.
V
0.5V
BAT
configuration on/off
BAT
&
&
&
VIO
Cx input
Cx output
001aad492
R
R
on(INH2)
on(INH2)
BAT
R on(INH1)
Figure
INH
mdb499
UJA1023
© NXP B.V. 2010. All rights reserved.
12. Each pin has
LIN-I/O slave
34 of 49

Related parts for UJA1023T/2R04,512