PIC12C671-04I/P Microchip Technology Inc., PIC12C671-04I/P Datasheet - Page 95
![no-image](/images/manufacturer_photos/0/4/440/microchip_technology_inc__sml.jpg)
PIC12C671-04I/P
Manufacturer Part Number
PIC12C671-04I/P
Description
8 PIN, 1.75 KB OTP, 128 RAM, 6 I/O
Manufacturer
Microchip Technology Inc.
Datasheet
1.PIC12C671-04IP.pdf
(129 pages)
Specifications of PIC12C671-04I/P
A/d Inputs
4-Channel, 8-Bit
Cpu Speed
2.5 MIPS
Eeprom Memory
0 Bytes
Input Output
5
Memory Type
OTP
Number Of Bits
8
Package Type
8-pin PDIP
Programmable Memory
1.75K Bytes
Ram Size
128 Bytes
Speed
4 MHz
Timers
1-8-bit
Voltage, Range
2.5-5.5 V
Lead Free Status / Rohs Status
RoHS Compliant part
Electrostatic Device
12.3
DC CHARACTERISTICS
D030
D031
D032
D033
D033
D040
D040A
D041
D042
D042A OSC1 (XT, HS, and LP)
D043
D060
D061
D061A GP3 (Note 6)
D062
D063
D070
D080
D080A
D083
D083A
Note 1: In EXTRC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC12C67X
Param
No.
1999 Microchip Technology Inc.
†
2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent
3: Negative current is defined as coming out of the pin.
4: Does not include GP3. For GP3 see parameters D061 and D061A.
5: This spec. applies to GP3/MCLR configured as external MCLR and GP3/MCLR configured as input with internal pull-up
6: This spec. applies when GP3/MCLR is configured as an input with pull-up disabled. The leakage current of the MCLR circuit
Input Low Voltage
I/O ports
MCLR, GP2/T0CKI/AN2/INT
(in EXTRC mode)
OSC1 (in EXTRC mode)
OSC1 (in XT, HS, and LP)
Input High Voltage
I/O ports
MCLR, GP2/T0CKI/AN2/INT
OSC1 (in EXTRC mode)
Input Leakage Current (Notes 2, 3)
I/O ports
GP3/MCLR (Note 5)
GP2/T0CKI
OSC1
GPIO weak pull-up current (Note 4)
MCLR pull-up current
Output Low Voltage
I/O ports
OSC2/CLKOUT
DC CHARACTERISTICS:
Data in “Typ” column is at 5V, 25 C unless otherwise stated. These parameters are for design guidance only and are not
tested.
be driven with external clock in RC mode.
normal operating conditions. Higher leakage current may be measured at different input voltages.
enabled.
is higher than the standard I/O logic.
with TTL buffer
with Schmitt Trigger buffer
with TTL buffer
with Schmitt Trigger buffer
Characteristic
Standard Operating Conditions (unless otherwise specified)
Operating temperature
Operating voltage V
Section 12.2.
PIC12C671/672 (Commercial, Industrial, Extended)
PIC12CE673/674 (Commercial, Industrial, Extended)
Sym
I
V
V
V
PUR
—
I
OL
IL
IH
IL
0.25V
0.8V
0.8V
0.7V
0.9V
2.0V
Min
V
V
V
V
V
V
DD
50
—
—
—
—
—
—
—
—
SS
SS
SS
SS
SS
SS
DD
DD
DD
DD
+ 0.8V
DD
range as described in DC spec Section 12.1 and
Typ†
250
–40°C
–40°C
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
0°C
0.15V
0.2V
0.2V
0.2V
0.3V
Max
0.8V
V
V
V
V
V
V
+30
400
0.6
0.6
0.6
0.6
+1
+5
+5
+5
30
DD
DD
DD
DD
DD
DD
T
T
T
DD
DD
DD
DD
A
A
DD
A
+85°C (industrial)
+125°C (extended)
Units
+70°C (commercial)
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
A
A
A
A
A
A
A
PIC12C67X
For 4.5V
otherwise
Note 1
Note 1
4.5V
otherwise
For entire V
Note 1
V
hi-impedance
V
V
V
V
LP osc configuration
V
V
I
–40 C to +85 C
I
–40 C to +125 C
I
–40 C to +85 C
I
–40 C to +125 C
OL
OL
OL
OL
SS
SS
SS
SS
SS
DD
DD
= 8.5 mA, V
= 7.0 mA, V
= 1.6 mA, V
= 1.2 mA, V
= 5V, V
= 5V, V
V
V
V
V
V
V
PIN
PIN
PIN
PIN
PIN
DD
Conditions
DS30561B-page 95
V
DD
PIN
PIN
DD
V
V
V
V
V
5.5V
DD
DD
DD
DD
DD
range
= V
= V
DD
DD
DD
DD
, XT, HS, and
, Pin at
5.5V
= 4.5V,
= 4.5V,
= 4.5V,
= 4.5V,
SS
SS