PIC12C671-04I/P Microchip Technology Inc., PIC12C671-04I/P Datasheet - Page 74

• Manufacturer Part Number: PIC12C671-04I/P
• Description: 8 PIN, 1.75 KB OTP, 128 RAM, 6 I/O
• Manufacturer: Microchip Technology Inc.

Specifications of PIC12C671-04I/P

• A/d Inputs: 4-Channel, 8-Bit
• Cpu Speed: 2.5 MIPS
• Eeprom Memory: 0 Bytes
• Input Output: 5
• Memory Type: OTP
• Number Of Bits: 8
• Package Type: 8-pin PDIP
• Programmable Memory: 1.75K Bytes
• Ram Size: 128 Bytes
• Speed: 4 MHz
• Timers: 1-8-bit
• Voltage, Range: 2.5-5.5 V
• Lead Free Status / Rohs Status: RoHS Compliant part Electrostatic Device

PIC12C67X
BTFSS
Syntax:
Operands:
Operation:
Status Affected:
Encoding:
Description:
Words:
Cycles:
Example
CALL
Syntax:
Operands:
Operation:
Status Affected:
Encoding:
Description:
Words:
Cycles:
Example
DS30561B-page 74
Bit Test f, Skip if Set
[ label ] BTFSS f,b
0
0
skip if (f<b>) = 1
None
If bit ’b’ in register ’f’ is ’1’, then the
next instruction is skipped.
If bit ’b’ is ’1’, then the next instruc-
tion fetched during the current
instruction execution, is discarded
and a NOP is executed instead,
making this a 2 cycle instruction.
1
1(2)
Before Instruction
After Instruction
Call Subroutine
[ label ] CALL k
0
(PC)+ 1
k
(PCLATH<4:3>)
None
Call Subroutine. First, return
address (PC+1) is pushed onto
the stack. The eleven bit immedi-
ate address is loaded into PC bits
<10:0>. The upper bits of the PC
are loaded from PCLATH. CALL is
a two cycle instruction.
1
2
Before Instruction
After Instruction
HERE
FALSE
TRUE
HERE
01
10
f
b < 7
k
PC<10:0>,
127
2047
PC =
if FLAG<1> = 0,
PC =
if FLAG<1> = 1,
PC =
PC = Address HERE
PC = Address THERE
TOS = Address HERE+1
TOS,
11bb
BTFSS
GOTO
•
•
•
0kkk
CALL
THER
E
address HERE
address FALSE
address TRUE
FLAG,1
PROCESS_CO
DE
kkkk
PC<12:11>
bfff
kkkk
ffff
CLRF
Syntax:
Operands:
Operation:
Status Affected:
Encoding:
Description:
Words:
Cycles:
Example
CLRW
Syntax:
Operands:
Operation:
Status Affected:
Encoding:
Description:
Words:
Cycles:
Example
Clear f
[ label ] CLRF
0
00h
1
Z
The contents of register ’f’ are
cleared and the Z bit is set.
1
1
Before Instruction
After Instruction
Clear W
[ label ] CLRW
None
00h
1
Z
W register is cleared. Zero bit (Z)
is set.
1
1
Before Instruction
After Instruction
CLRF
CLRW
00
00
f
Z
Z
1999 Microchip Technology Inc.
127
(f)
(W)
FLAG_REG
FLAG_REG
Z
W
W
Z
0001
0001
FLAG_REG
=
=
=
f
0x5A
0x00
1
1fff
0000
=
=
=
0x5A
0x00
1
ffff
0011