EPM7512BFC256-5 Altera, EPM7512BFC256-5 Datasheet - Page 42

IC MAX 7000 CPLD 512 256-FBGA

EPM7512BFC256-5

Manufacturer Part Number
EPM7512BFC256-5
Description
IC MAX 7000 CPLD 512 256-FBGA
Manufacturer
Altera
Series
MAX® 7000Br
Datasheet

Specifications of EPM7512BFC256-5

Programmable Type
In System Programmable
Delay Time Tpd(1) Max
5.5ns
Voltage Supply - Internal
2.375 V ~ 2.625 V
Number Of Logic Elements/blocks
32
Number Of Macrocells
512
Number Of Gates
10000
Number Of I /o
212
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
256-FBGA
Voltage
2.5V
Memory Type
EEPROM
Number Of Logic Elements/cells
32
Family Name
MAX 7000B
# Macrocells
512
Number Of Usable Gates
10000
Frequency (max)
166.67MHz
Propagation Delay Time
5.5ns
Number Of Logic Blocks/elements
32
# I/os (max)
212
Operating Supply Voltage (typ)
2.5V
In System Programmable
Yes
Operating Supply Voltage (min)
2.375V
Operating Supply Voltage (max)
2.625V
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
256
Package Type
FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Features
-
Lead Free Status / Rohs Status
Not Compliant
Other names
544-2361

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EPM7512BFC256-5
Manufacturer:
ALTERA
Quantity:
19
Part Number:
EPM7512BFC256-5
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EPM7512BFC256-5
Manufacturer:
ALTERA
0
Part Number:
EPM7512BFC256-5
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Company:
Part Number:
EPM7512BFC256-5
Quantity:
360
Part Number:
EPM7512BFC256-5N
Manufacturer:
ETRON
Quantity:
1 220
Part Number:
EPM7512BFC256-5N
Manufacturer:
ALTERA
0
MAX 7000B Programmable Logic Device Data Sheet
42
Notes to tables:
(1)
(2)
(3)
(4)
PCI
Table 23. EPM7064B Selectable I/O Standard Timing Adder Delays (Part 2 of 2)
These values are specified under the Recommended Operating Conditions in
more information on switching waveforms.
These values are specified for a PIA fan-out of all LABs.
Measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
The t
running in low-power mode.
I/O Standard
LPA
parameter must be added to the t
Input to PIA
Input to global clock and clear
Input to fast input register
All outputs
Parameter
LAD
, t
LAC
, t
IC
, t
ACL
Min
, t
CPPW
-3
Max
0.0
0.0
0.0
0.0
, t
EN
, and t
Speed Grade
Min
Table 15 on page
SEXP
-5
Max
0.0
0.0
0.0
0.0
parameters for macrocells
Note (1)
Altera Corporation
Min
29. See
-7
Max
0.0
0.0
0.0
0.0
Figure 14
Unit
ns
ns
ns
ns
for

Related parts for EPM7512BFC256-5