EPM7512BFC256-5 Altera, EPM7512BFC256-5 Datasheet - Page 15

IC MAX 7000 CPLD 512 256-FBGA

EPM7512BFC256-5

Manufacturer Part Number
EPM7512BFC256-5
Description
IC MAX 7000 CPLD 512 256-FBGA
Manufacturer
Altera
Series
MAX® 7000Br
Datasheet

Specifications of EPM7512BFC256-5

Programmable Type
In System Programmable
Delay Time Tpd(1) Max
5.5ns
Voltage Supply - Internal
2.375 V ~ 2.625 V
Number Of Logic Elements/blocks
32
Number Of Macrocells
512
Number Of Gates
10000
Number Of I /o
212
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
256-FBGA
Voltage
2.5V
Memory Type
EEPROM
Number Of Logic Elements/cells
32
Family Name
MAX 7000B
# Macrocells
512
Number Of Usable Gates
10000
Frequency (max)
166.67MHz
Propagation Delay Time
5.5ns
Number Of Logic Blocks/elements
32
# I/os (max)
212
Operating Supply Voltage (typ)
2.5V
In System Programmable
Yes
Operating Supply Voltage (min)
2.375V
Operating Supply Voltage (max)
2.625V
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
256
Package Type
FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Features
-
Lead Free Status / Rohs Status
Not Compliant
Other names
544-2361

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EPM7512BFC256-5
Manufacturer:
ALTERA
Quantity:
19
Part Number:
EPM7512BFC256-5
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EPM7512BFC256-5
Manufacturer:
ALTERA
0
Part Number:
EPM7512BFC256-5
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Company:
Part Number:
EPM7512BFC256-5
Quantity:
360
Part Number:
EPM7512BFC256-5N
Manufacturer:
ETRON
Quantity:
1 220
Part Number:
EPM7512BFC256-5N
Manufacturer:
ALTERA
0
In-System
Programma-
bility (ISP)
Altera Corporation
f
MAX 7000B devices can be programmed in-system via an industry-
standard 4-pin IEEE Std. 1149.1 (JTAG) interface. ISP offers quick, efficient
iterations during design development and debugging cycles. The
MAX 7000B architecture internally generates the high programming
voltages required to program EEPROM cells, allowing in-system
programming with only a single 2.5-V power supply. During in-system
programming, the I/O pins are tri-stated and weakly pulled-up to
eliminate board conflicts. The pull-up value is nominally 50 k¾.
MAX 7000B devices have an enhanced ISP algorithm for faster
programming. These devices also offer an ISP_Done bit that provides safe
operation when in-system programming is interrupted. This ISP_Done
bit, which is the last bit programmed, prevents all I/O pins from driving
until the bit is programmed.
ISP simplifies the manufacturing flow by allowing devices to be mounted
on a PCB with standard pick-and-place equipment before they are
programmed. MAX 7000B devices can be programmed by downloading
the information via in-circuit testers, embedded processors, the Altera
MasterBlaster communications cable, and the ByteBlasterMV parallel port
download cable. Programming the devices after they are placed on the
board eliminates lead damage on high-pin-count packages (e.g., QFP
packages) due to device handling. MAX 7000B devices can be
reprogrammed after a system has already shipped to the field. For
example, product upgrades can be performed in the field via software or
modem.
In-system programming can be accomplished with either an adaptive or
constant algorithm. An adaptive algorithm reads information from the
unit and adapts subsequent programming steps to achieve the fastest
possible programming time for that unit. A constant algorithm uses a
pre-defined (non-adaptive) programming sequence that does not take
advantage of adaptive algorithm programming time improvements.
Some in-circuit testers cannot program using an adaptive algorithm.
Therefore, a constant algorithm must be used. MAX 7000B devices can be
programmed with either an adaptive or constant (non-adaptive)
algorithm.
The Jam Standard Test and Programming Language (STAPL), JEDEC
standard JESD-71, can be used to program MAX 7000B devices with
in-circuit testers, PCs, or embedded processors.
For more information on using the Jam language, see
(Using the Jam Language for ISP & ICR via an Embedded Processor)
Application Note 122 (Using STAPL for ISP & ICR via an Embedded
The ISP circuitry in MAX 7000B devices is compliant with the IEEE
Std. 1532 specification. The IEEE Std. 1532 is a standard developed to
allow concurrent ISP between multiple PLD vendors.
MAX 7000B Programmable Logic Device Data Sheet
Application Note 88
Processor).
and
15

Related parts for EPM7512BFC256-5