XC5VSX95T-2FF1136I Xilinx Inc, XC5VSX95T-2FF1136I Datasheet - Page 331
![FPGA Virtex®-5 Family 94208 Cells 65nm (CMOS) Technology 1V 1136-Pin FCBGA](/photos/6/73/67306/xilinx-_1136-fbga_sml.jpg)
XC5VSX95T-2FF1136I
Manufacturer Part Number
XC5VSX95T-2FF1136I
Description
FPGA Virtex®-5 Family 94208 Cells 65nm (CMOS) Technology 1V 1136-Pin FCBGA
Manufacturer
Xilinx Inc
Series
Virtex™-5 SXTr
Datasheets
1.XC5VLX30-1FFG324C.pdf
(91 pages)
2.XC5VLX30-1FFG324C.pdf
(13 pages)
3.XC5VLX30-1FFG324C.pdf
(385 pages)
Specifications of XC5VSX95T-2FF1136I
Package
1136FCBGA
Family Name
Virtex®-5
Device Logic Units
94208
Typical Operating Supply Voltage
1 V
Maximum Number Of User I/os
640
Ram Bits
8994816
Number Of Logic Elements/cells
94208
Number Of Labs/clbs
7360
Total Ram Bits
8994816
Number Of I /o
640
Voltage - Supply
0.95 V ~ 1.05 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
1136-BBGA, FCBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
For Use With
HW-AFX-FF1136-500-G - BOARD DEV VIRTEX 5 FF1136
Number Of Gates
-
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XC5VSX95T-2FF1136I
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC5VSX95T-2FF1136I
Manufacturer:
XILXIN
Quantity:
20 000
- XC5VLX30-1FFG324C PDF datasheet
- XC5VLX30-1FFG324C PDF datasheet #2
- XC5VLX30-1FFG324C PDF datasheet #3
- XC5VLX30T-1FFG665C_PRODUCT_CHANGE PDF datasheet #4
- Current page: 331 of 385
- Download datasheet (14Mb)
Virtex-5 FPGA User Guide
UG190 (v5.3) May 17, 2010
Stability after an Increment/Decrement Operation
IODELAY VHDL and Verilog Instantiation Template
Clock Event 1
On the rising edge of C, a reset is detected, causing the output DATAOUT to select tap 0 as
the output from the 64-tap chain (assuming IDELAY_VALUE = 0).
Clock Event 2
A pulse on CE and INC is captured on the rising edge of C. This indicates an increment
operation. The output changes without glitches from tap 0 to tap 1. See
Increment/Decrement
Clock Event 3
CE and INC are no longer asserted, thus completing the increment operation. The output
remains at tap 1 indefinitely until there is further activity on the RST, CE, or INC pins.
Figure 7-9
another. Clearly, when the data value at tap 0 is different from the data value at tap 1, the
output must change state. However, when the data values at tap 0 and tap 1 are the same
(e.g., both 0 or both 1), then the transition from tap 0 to tap 1 causes no glitch or disruption
on the output. This concept can be comprehended by imagining the receiver data signal in
the IODELAY tap chain. If tap 0 and tap 1 are both near the center of the receiver data eye,
then the data sampled at tap 0 should be no different than the data sampled at tap 1. In this
case, the transition from tap 0 to tap 1 causes no change to the output. To ensure that this is
the case, the increment/decrement operation of IODELAY is designed to be glitchless.
The user can dynamically adjust the IODELAY tap setting in real-time while live user data
is passing through the IODELAY element; the adjustments do not disrupt the live user
data.
The glitchless behavior also applies when an IODELAY element is used in the path of a
clock signal. Adjusting the tap setting does not cause a glitch or disruption on the output.
The tap setting of the IODELAY element in the clock path can be adjusted without
disrupting state machines that could be running on that clock.
VHDL and Verilog instantiation templates are available in the Libraries Guide for all
primitives and submodules.
In VHDL, each template has a component declaration section and an architecture section.
Each part of the template should be inserted within the VHDL design file. The port map of
the architecture section should include the design signals names.
Fixed Delay Mode
The Libraries Guide includes templates showing how to instantiate the IODELAY module
in fixed delay mode with a tap setting of 31. IDELAYCTRL must also be instantiated when
operating in this mode. See
Variable Delay Mode
The Libraries Guide shows how to instantiate the IODELAY module in variable delay
mode. IDELAYCTRL must also be instantiated when operating in this mode. See
IDELAYCTRL Overview, page
shows a period of instability when the output is changing from one tap to
Operation.
www.xilinx.com
IDELAYCTRL Overview, page
337.
Input/Output Delay Element (IODELAY)
337.
Stability after an
331
Related parts for XC5VSX95T-2FF1136I
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![XC5VSX95T-1FFG1136C](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5 95K 1136FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VSX95T-1FFG1136I](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5 95K 1136FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VSX95T-2FFG1136I](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5 95K 1136FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VSX95T-1FF1136C](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
FPGA Virtex®-5 Family 94208 Cells 65nm (CMOS) Technology 1V 1136-Pin FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VSX95T-1FF1136I](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
FPGA Virtex®-5 Family 94208 Cells 65nm (CMOS) Technology 1V 1136-Pin FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VSX95T-2FF1136C](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
FPGA Virtex®-5 Family 94208 Cells 65nm (CMOS) Technology 1V 1136-Pin FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VSX95T-2FFG1136C](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
FPGA Virtex®-5 Family 94208 Cells 65nm (CMOS) Technology 1V 1136-Pin FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC9536XL-10VQG44C](/photos/6/70/67071/xc9536xl-10vqg44c_tmb.jpg)
Part Number:
Description:
IC CPLD .8K 36MCELL 44-VQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC9572XL-10VQG44C](/photos/6/70/67078/xc9572xl-10vqg44c_tmb.jpg)
Part Number:
Description:
IC CPLD 72MCRCELL 10NS 44VQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC9572XL-10VQG64C](/photos/6/70/67079/xc9572xl-10vqg64c_tmb.jpg)
Part Number:
Description:
IC CPLD 1.6K 72MCELL 64-VQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC2C64A-7VQG44C](/photos/6/70/67080/xc2c64a-7vqg44c_tmb.jpg)
Part Number:
Description:
IC CR-II CPLD 64MCELL 44-VQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC9572XL-10TQG100C](/photos/6/70/67082/100-tqfp_tmb.jpg)
Part Number:
Description:
IC CPLD 1.6K 72MCELL 100-TQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC2C64A-7CPG56C](/photos/6/70/67083/xc2c64a-7cpg56c_tmb.jpg)
Part Number:
Description:
IC CR-II CPLD 64MCELL 56-BGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC9572XL-7VQG44C](/photos/6/70/67084/xc9572xl-7vqg44c_tmb.jpg)
Part Number:
Description:
IC CPLD 72MCRCELL 7.5NS 44VQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC2C64A-7VQG100C](/photos/6/70/67082/100-tqfp_tmb.jpg)
Part Number:
Description:
IC CR-II CPLD 64MCELL 100-VQFP
Manufacturer:
Xilinx Inc
Datasheet: