CS8900A-IQ3ZR Cirrus Logic Inc, CS8900A-IQ3ZR Datasheet - Page 80
![no-image](/images/manufacturer_photos/0/1/141/cirrus_logic_inc_sml.jpg)
CS8900A-IQ3ZR
Manufacturer Part Number
CS8900A-IQ3ZR
Description
Ethernet ICs IC 10Mbps Ethernet Controller 3.3V
Manufacturer
Cirrus Logic Inc
Datasheet
1.CS8900A-CQZ.pdf
(138 pages)
Specifications of CS8900A-IQ3ZR
Ethernet Connection Type
10Base- 2, 10Base- 5, 10Base- F, 10Base- T
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Product
Ethernet Controllers
Standard Supported
IEEE 802.3
Data Rate
10 Mbps
Maximum Operating Temperature
+ 85 C
Package / Case
LQFP-100
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
CS8900A-IQ3ZR
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
memory via host DMA. This section describes
receive frame pre-processing and Memory
and I/O space receive operation. Section 5.3
on page 90 through Section 5.4 on page 94
describe DMA operation.
5.2.1 Terminology: Packet, Frame, and
Transfer
The terms Packet, Frame, and Transfer are
used extensively in the following sections.
They are defined below for clarity:
5.2.1.1 Packet
The term "packet" refers to the entire serial
string of bits transmitted over an Ethernet net-
work. This includes the preamble, Start-of-
Frame Delimiter (SFD), Destination Address
(DA), Source Address (SA), Length field, Data
80
CS8900A Memory
Frame Held
Host Reads
Frame from
On Chip
Figure 20. Frame Reception
No
Delimiter Removed
Packet Received
Start-of-Frame
Preamble and
Temporarily
Frame Pre-
Processed
Buffered
Frame
DMA?
Use
to Host Memory
Frame DMAed
Host Memory
Yes
Host Reads
Frame from
CIRRUS LOGIC PRODUCT DATASHEET
field, pad bits (if necessary), and Frame Check
Sequence (FCS, also called CRC). Figure 9
shows the format of a packet.
5.2.1.2 Frame
The term "frame" refers to the portion of a
packet from the DA to the FCS. This includes
the Destination Address (DA), Source Address
(SA), Length field, Data field, pad bits (if nec-
essary), and Frame Check Sequence (FCS,
also called CRC). Figure 9 shows the format of
a frame. The term "frame data" refers to all the
data from the DA to the FCS that is to be trans-
mitted, or that has been received.
5.2.1.3 Transfer
The term "transfer" refers to moving data
across the ISA bus, to and from the CS8900A.
During receive operations, only frame data are
transferred from the CS8900A to the host (the
preamble and SFD are stripped off by the
CS8900A's MAC engine). The FCS may or
may not be transferred, depending on the con-
figuration. All transfers to and from the
CS8900A are counted in bytes, but may be
padded for double word alignment.
5.2.2 Receive Configuration
After each reset, the CS8900A must be config-
ured for receive operation. This can be done
automatically using an attached EEPROM or
by writing configuration commands to the
CS8900A's internal registers (see Section 3.4
on page 21). The items that must be config-
ured include:
•
•
•
•
which physical interface to use;
which types of frames to accept;
which receive events cause interrupts;
and,
how received frames are transferred.
Crystal LAN™ Ethernet Controller
CS8900A
DS271F5