CS8900A-IQ3ZR Cirrus Logic Inc, CS8900A-IQ3ZR Datasheet - Page 54
![no-image](/images/manufacturer_photos/0/1/141/cirrus_logic_inc_sml.jpg)
CS8900A-IQ3ZR
Manufacturer Part Number
CS8900A-IQ3ZR
Description
Ethernet ICs IC 10Mbps Ethernet Controller 3.3V
Manufacturer
Cirrus Logic Inc
Datasheet
1.CS8900A-CQZ.pdf
(138 pages)
Specifications of CS8900A-IQ3ZR
Ethernet Connection Type
10Base- 2, 10Base- 5, 10Base- F, 10Base- T
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Product
Ethernet Controllers
Standard Supported
IEEE 802.3
Data Rate
10 Mbps
Maximum Operating Temperature
+ 85 C
Package / Case
LQFP-100
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
CS8900A-IQ3ZR
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
RegNum
RegContent
Reset value is: 0000 0000 0000 0000
4.4.6 Register 3: Receiver Configuration
(RxCFG, Read/Write, Address: PacketPage base + 0102h)
RxCFG determines how frames will be transferred to the host and what frame types will cause interrupts.
000011
Skip_1
StreamE
RxOKiE
RxDMAonly
AutoRxDMAE
BufferCRC
CRCerroriE
RuntiE
ExtradataiE
After reset, if no EEPROM is found by the CS8900A, then the register has the following initial state. If an EEPROM
is found, then the register’s initial value may be set by the EEPROM. See Section 3.3 on page 19.
Reset value is: 0000 0000 0000 0011
54
StreamE
7
F
ExtradataiE
Skip_1
The lower six bits describe which register (4, 8, C, 10 or 12) is contained in the ISQ.
The upper ten bits contain the register data contents.
Configuration Register.
fer. To skip another frame, the host must rewrite a “1” to this bit. This bit is not to be used if
RxDMAonly (Bit 9) is set. Skip_1 is an Act-Once bit. See Section 5.2.5 on page 85.
that pass the Destination Address filter (see Section 5.2.10 on page 87). When StreamE is
clear, StreamTransfer mode is not used. This bit must not be set unless either bit AutoRxDMA
or bit RXDMAonly is set.
not generated when DMA mode is used for frame reception.
ified in Section 5.4 on page 94 are met. RxDMAonly (Bit 9) has precedence over AutoRxD-
MAE.
the four CRC bytes are included in the receive-frame length (PacketPage base + 0402h). When
clear, neither the receive buffer nor the receive length include the CRC.
CS8900A always discards any frame that is shorter than 8 bytes.
The operation of this bit is independent of the received packet integrity (good or bad CRC).
These bits provide an internal address used by the CS8900A to identify this as the Receiver
When set, this bit causes the last committed received frame to be deleted from the receive buf-
When set, StreamTransfer mode is used to transfer receive frames that are back-to-back and
When set, there is an RxOK Interrupt if a frame is received without errors. RxOK interrupt is
The Receive-DMA mode is used for all receive frames when this bit is set.
When set, the CS8900A will automatically switch to Receive-DMA mode if the conditions spec-
When set, the received CRC is included with the data stored in the receive-frame buffer, and
When set, there is a CRCerror Interrupt if a frame is received with a bad CRC.
When set, there is a Runt Interrupt if a frame is received that is shorter than 64 bytes. The
When set, there is an Extradata Interrupt if a frame is received that is longer than 1518 bytes.
E
6
RuntiE
D
5
CIRRUS LOGIC PRODUCT DATASHEET
CRCerroriE
C
4
BufferCRC
B
3
000011
AutoRx DMAE RxDMA only
Crystal LAN™ Ethernet Controller
A
2
1
9
CS8900A
RxOKiE
DS271F5
0
8