EP3C16F256I7N Altera, EP3C16F256I7N Datasheet - Page 46

• Manufacturer Part Number: EP3C16F256I7N
• Description: Cyclone III
• Manufacturer: Altera

3–10
Simple Dual-Port Mode
Table 3–3. Cyclone III Device Family M9K Block Mixed-Width Configurations (Simple Dual-Port Mode)
Cyclone III Device Handbook, Volume 1
8192 × 1
4096 × 2
2048 × 4
1024 × 8
512 × 16
256 × 32
1024 × 9
512 × 18
256 × 36
Read Port
8192
v
v
v
v
v
v
—
—
—
× 1
Simple dual-port mode supports simultaneous read and write operations to different
locations.
Figure 3–9. Cyclone III Device Family Simple Dual-Port Memory
Note to
(1) Simple dual-port RAM supports input or output clock mode in addition to the read or write clock mode shown.
Cyclone III device family M9K memory blocks support mixed-width configurations,
allowing different read and write port widths.
Table 3–3
In simple dual-port mode, M9K memory blocks support separate wren and rden
signals. You can save power by keeping the rden signal low (inactive) when not
reading. Read-during-write operations to the same address can either output “Don’t
Care” data at that location or output “Old Data”. To choose the desired behavior, set
the Read-During-Write option to either Don’t Care or Old Data in the RAM
MegaWizard Plug-In Manager in the Quartus II software. For more information about
this behavior, refer to
4096
v
v
v
v
v
v
—
—
—
Figure
× 2
lists mixed-width configurations.
Figure 3–9
3–9:
2048
v
v
v
v
v
v
—
—
—
× 4
shows the simple dual-port memory configuration.
“Read-During-Write Operations” on page
1024
v
v
v
v
v
v
—
—
—
data[ ]
wraddress[ ]
wren
byteena[]
wr_addressstall
wrclock
wrclocken
aclr
× 8
Write Port
512
v
v
v
v
v
v
—
—
—
× 16
Chapter 3: Memory Blocks in the Cyclone III Device Family
256
rd_addressstall
v
v
v
v
v
v
—
—
—
rdaddress[ ]
× 32
rdclocken
rdclock
rden
q[ ]
1024
© December 2009 Altera Corporation
(Note 1)
v
v
v
—
—
—
—
—
—
× 9
3–16.
512
v
v
v
—
—
—
—
—
—
× 18
Memory Modes
256
—
—
—
—
—
—
v
v
v
× 36