EP3C16F256I7N Altera, EP3C16F256I7N Datasheet - Page 145

no-image

EP3C16F256I7N

Manufacturer Part Number
EP3C16F256I7N
Description
Cyclone III
Manufacturer
Altera
Datasheets

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP3C16F256I7N
Manufacturer:
IR
Quantity:
14 520
Part Number:
EP3C16F256I7N
Manufacturer:
ALTERA31
Quantity:
214
Part Number:
EP3C16F256I7N
Manufacturer:
ALTERA
Quantity:
90
Part Number:
EP3C16F256I7N
Manufacturer:
XILINX
0
Part Number:
EP3C16F256I7N
Manufacturer:
ALTERA
0
Part Number:
EP3C16F256I7N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP3C16F256I7N
0
Figure 8–1. Cyclone III Device Family External Memory Data Path
Note to
(1) All clocks shown here are global clocks.
© January 2010 Altera Corporation
CIII51009-2.3
Figure
8–1:
f
PLL
1
-90° Shifted Clock
OE
In addition to an abundant supply of on-chip memory, Cyclone
(Cyclone III and Cyclone III LS devices) can easily interface to a broad range of
external memory, including DDR2 SDRAM, DDR SDRAM, and QDRII SRAM.
External memory devices are an important system component of a wide range of
image processing, storage, communications, and general embedded applications.
Altera
interfaces using the Altera ALTMEMPHY megafunction. You can implement the
controller function using the Altera DDR2 or DDR SDRAM memory controllers,
third-party controllers, or a custom controller for unique application needs.
Cyclone III device family supports QDR II interfaces electrically, but Altera does not
supply controller or physical layer (PHY) megafunctions for QDR II interfaces.
This chapter includes a description of the hardware interfaces for external memory
interfaces available in Cyclone III device family.
This chapter contains the following sections:
For more information about external memory system performance specifications,
board design guidelines, timing analysis, simulation, and debugging information,
refer to
Figure 8–1
in Cyclone III device family.
Register
System Clock
IOE
Register
“Cyclone III Device Family Memory Interfaces Pin Support” on page 8–2
“Cyclone III Device Family Memory Interfaces Features” on page 8–10
IOE
®
GND
V CC
recommends that you construct all DDR2 or DDR SDRAM external memory
Literature: External Memory
Capture Clock
shows the block diagram of a typical external memory interface data path
Register
Register
IOE
IOE
DQS/CQ/CQn
8. External Memory Interfaces in the
OE
Register
IOE
Register
Interfaces.
IOE
(Note 1)
DataA
DataB
Register
Register
Cyclone III Device Family
IOE
IOE
DQ
Cyclone III Device Handbook, Volume 1
Register
Register
®
LE
LE
III device family
Register
LE

Related parts for EP3C16F256I7N