ADSP-BF527KBCZ-6 Analog Devices Inc, ADSP-BF527KBCZ-6 Datasheet - Page 68

ADSP-BF527 Processor,600Mhz,Ethernet,USB

ADSP-BF527KBCZ-6

Manufacturer Part Number
ADSP-BF527KBCZ-6
Description
ADSP-BF527 Processor,600Mhz,Ethernet,USB
Manufacturer
Analog Devices Inc
Series
Blackfin®r
Type
Fixed Pointr

Specifications of ADSP-BF527KBCZ-6

Interface
DMA, Ethernet, I²C, PPI, SPI, SPORT, UART, USB
Clock Rate
600MHz
Non-volatile Memory
ROM (32 kB)
On-chip Ram
132kB
Voltage - I/o
1.8V, 2.5V, 3.3V
Voltage - Core
1.10V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
289-CSPBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
ADZS-BF527-MPSKIT - BOARD EVAL MEDIA PLAYER BF527ADZS-BF527-EZLITE - BOARD EVAL ADSP-BF527
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADSP-BF527KBCZ-6
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
ADSP-BF527KBCZ-6A
Manufacturer:
ALTERA
Quantity:
1 000
Part Number:
ADSP-BF527KBCZ-6A
Manufacturer:
ADI
Quantity:
210
Part Number:
ADSP-BF527KBCZ-6A
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
ADSP-BF527KBCZ-6A
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ADSP-BF527KBCZ-6C2
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Table 59. 10/100 Ethernet MAC Controller Timing: RMII Receive Signal
1
Table 60. 10/100 Ethernet MAC Controller Timing: RMII Transmit Signal
1
Parameter
Timing Requirements
t
t
t
t
Parameter
Switching Characteristics
t
t
RMII inputs synchronous to RMII REF_CLK are ERxD1–0, RMII CRS_DV, and ERxER.
RMII outputs synchronous to RMII REF_CLK are ETxD1–0.
EREFCLKF
EREFCLKW
EREFCLKIS
EREFCLKIH
EREFCLKOV
EREFCLKOH
ADSP-BF522/ADSP-BF523/ADSP-BF524/ADSP-BF525/ADSP-BF526/ADSP-BF527
1
1
REF_CLK Frequency (f
EREF_CLK Width (t
Rx Input Valid to RMII REF_CLK Rising Edge (Data In
Setup)
RMII REF_CLK Rising Edge to Rx Input Invalid (Data In
Hold)
RMII REF_CLK Rising Edge
to Tx Output Valid (Data Out Valid)
RMII REF_CLK Rising Edge
to Tx Output Invalid (Data Out Hold)
RMII_REF_CLK
ETxD1–0
ETxEN
RMII_REF_CLK
ERxD1–0
ERxDV
ERxER
EREFCLK
Figure 39. 10/100 Ethernet MAC Controller Timing: RMII Transmit Signal
Figure 38. 10/100 Ethernet MAC Controller Timing: RMII Receive Signal
SCLK
= EREFCLK Period)
= SCLK Frequency)
t
t
REFCLKOH
REFCLKIS
Rev. B | Page 68 of 88 | May 2010
t
REFCLKOV
Min
2
1.8V Nominal
t
REFCLKIH
ADSP-BF522/ADSP-BF524/
V
t
DDEXT
REFCLK
t
Max
REFCLKW
8.1
ADSP-BF526
2.5/3.3V Nominal
Min
2
Min
t
4
2
None
EREFCLK
t
REFCLK
V
1.8V Nominal
× 40% t
DDEXT
Max
8.1
V
DDEXT
Max
50 + 1%
EREFCLK
Min
2
1.8V Nominal
× 60% t
ADSP-BF523/ADSP-BF525/
V
DDEXT
Max
7.5
Min
None
4
2
EREFCLK
ADSP-BF527
2.5/3.3V Nominal
× 35% t
2.5/3.3V Nominal
Min
2
V
DDEXT
V
Max
50 + 1%
DDEXT
EREFCLK
Max
7.5
× 65% ns
Unit
ns
ns
Unit
MHz
ns
ns

Related parts for ADSP-BF527KBCZ-6