ADSP-BF527KBCZ-6 Analog Devices Inc, ADSP-BF527KBCZ-6 Datasheet - Page 30

ADSP-BF527 Processor,600Mhz,Ethernet,USB

ADSP-BF527KBCZ-6

Manufacturer Part Number
ADSP-BF527KBCZ-6
Description
ADSP-BF527 Processor,600Mhz,Ethernet,USB
Manufacturer
Analog Devices Inc
Series
Blackfin®r
Type
Fixed Pointr

Specifications of ADSP-BF527KBCZ-6

Interface
DMA, Ethernet, I²C, PPI, SPI, SPORT, UART, USB
Clock Rate
600MHz
Non-volatile Memory
ROM (32 kB)
On-chip Ram
132kB
Voltage - I/o
1.8V, 2.5V, 3.3V
Voltage - Core
1.10V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
289-CSPBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
ADZS-BF527-MPSKIT - BOARD EVAL MEDIA PLAYER BF527ADZS-BF527-EZLITE - BOARD EVAL ADSP-BF527
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADSP-BF527KBCZ-6
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
ADSP-BF527KBCZ-6A
Manufacturer:
ALTERA
Quantity:
1 000
Part Number:
ADSP-BF527KBCZ-6A
Manufacturer:
ADI
Quantity:
210
Part Number:
ADSP-BF527KBCZ-6A
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
ADSP-BF527KBCZ-6A
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ADSP-BF527KBCZ-6C2
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Clock Related Operating Conditions
for ADSP-BF523/ADSP-BF525/ADSP-BF527 Processors
Table 15
ADSP-BF523/ADSP-BF525/ADSP-BF527 processors. Take care
in selecting MSEL, SSEL, and CSEL ratios so as not to exceed the
maximum core clock and system clock (see
describes phase-locked loop operating conditions.
Table 15. Core Clock (CCLK) Requirements (All Instruction Rates
1
2
3
4
Table 16. Phase-Locked Loop Operating Conditions for ADSP-BF523/ADSP-BF525/ADSP-BF527 Processors
1
Table 17. SCLK Conditions for ADSP-BF523/ADSP-BF525/ADSP-BF527 Processors
1
2
3
Parameter
f
f
f
f
Parameter
f
f
Parameter
f
f
See the
Applies to 600 MHz models only. See the
Applies to 533 MHz and 600 MHz models only. See the
Applies only to automotive products. See
See the
If either V
f
Rounded number. Actual test specification is SCLK period of 7.5 ns. See
ADSP-BF522/ADSP-BF523/ADSP-BF524/ADSP-BF525/ADSP-BF526/ADSP-BF527
CCLK
CCLK
CCLK
CCLK
VCO
VCO
SCLK
SCLK
SCLK
must be less than or equal to f
Ordering Guide on Page
Ordering Guide on Page
describes the core clock timing requirements for the
DDEXT
or V
DDMEM
Core Clock Frequency (V
Core Clock Frequency (V
Core Clock Frequency (V
Core Clock Frequency (V
Voltage Controlled Oscillator (VCO) Frequency
(Commercial/Industrial Models)
Voltage Controlled Oscillator (VCO) Frequency
(Automotive Models)
CLKOUT/SCLK Frequency (V
CLKOUT/SCLK Frequency (V
are operating at 1.8V nominal, f
87.
87.
CCLK
and is subject to additional restrictions for SDRAM interface operation. See
Ordering Guide on Page
Automotive Products on Page
Table
DDINT
DDINT
DDINT
DDINT
Ordering Guide on Page
DDINT
DDINT
SCLK
=1.14 V minimum)
=1.093 V minimum)
= 1.045 V minimum)
= 0.95 V minimum)
17).
is constrained to 100 MHz.
≥ 1.14 V)
< 1.14 V)
Rev. B | Page 30 of 88 | May 2010
87.
Table 16
86.
Table 37 on Page
2
2
87.
4
1
) for ADSP-BF523/ADSP-BF525/ADSP-BF527 Processors
46.
Use the nominal voltage setting
external regulators.
Nominal Voltage Setting Max
1.20 V
1.15 V
1.10 V
1.0 V
Min
60
70
Max
100
100
1.8 V Nominal
V
DDEXT
/V
DDMEM
Table 37 on Page
1
600
533
400
400
Max
Instruction Rate
Instruction Rate
Max
133
100
(Table
2.5 V/2.3 V Nominal
2
3
3
46.
V
DDEXT
15) for internal and
/V
DDMEM
1
1
MHz
MHz
MHz
Unit
MHz
MHz
Unit
MHz
MHz
Unit
MHz

Related parts for ADSP-BF527KBCZ-6