SW00ENB-ZCC Toshiba, SW00ENB-ZCC Datasheet - Page 130

no-image

SW00ENB-ZCC

Manufacturer Part Number
SW00ENB-ZCC
Description
MCU, MPU & DSP Development Tools CASEWORKS
Manufacturer
Toshiba
Datasheet

Specifications of SW00ENB-ZCC

Tool Type
Development Software Support
Core Architecture
870
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
B23CS
(0xFFFF_E484)
Read/Write
Name
Reset Value
Function
Name
Read/Write
Reset Value
Function
Name
Read/Write
Reset Value 0
Function
Name
Read/Write
Reset Value
Function
Chip select output
waveform
00: ROM/RAM
Don’t use any other
value.
Chip select output
waveform
00: ROM/RAM
Don’t use any other
value.
B3OM
W
Figure 9.5 Chip Select/Wait Control Registers
15
23
31
7
0
B2OM
W
0
14
22
30
6
0
TMP1940CYAF-88
13
21
29
5
Data bus
width
0: 16-bit
1: 8-bit
Data bus
width
0: 16-bit
1: 8-bit
B3BUS
W
0
B2BUS
12
20
28
4
0
Number of wait-state cycles
0000: No wait state, 0001: 1 wait state
0010: 2 wait states, 0011: 3 wait states
0100: 4 wait states, 0101: 5 wait states
0110: 6 wait states, 0111: 7 wait states
1111: (1 N) wait states, as determined by the
Don’t use any other value.
CS2
enable
0: Disable
1: Enable
Number of wait-state cycles
0000: No wait state, 0001: 1 wait state
0010: 2 wait states, 0011: 3 wait states
0100: 4 wait states, 0101: 5 wait states
0110: 6 wait states, 0111: 7 wait states
1111: (1 N) wait states, as determined by the
Don’t use any other value.
CS3
enable
0: Disable
1: Enable
B3W
0
B2E
B3E
27
11
19
W
3
0
1
0
WAIT pin
WAIT pin
CS2 space
select
0: Whole
1: CS
1
4-Gbyte
space
space
B2M
TMP1940CYAF
10
18
26
W
2
1
0
B2W
W
Number of dummy
cycles (Read recovery
time)
00: 2 dummy cycles
01: 1 dummy cycle
10: No dummy cycle
11: Don’t use.
Number of dummy
cycles (Read recovery
time)
00: 2 dummy cycles
01: 1 dummy cycle
10: No dummy cycle
11: Don’t use.
0
17
25
1
9
0
0
0
B2RCV
B3RCV
W
1
16
24
0
8
1
0
0

Related parts for SW00ENB-ZCC