IP-AGX-PCIE/1 Altera, IP-AGX-PCIE/1 Datasheet - Page 326
IP-AGX-PCIE/1
Manufacturer Part Number
IP-AGX-PCIE/1
Description
IP CORE - X1 Lane PCI Express For Arria GX
Manufacturer
Altera
Datasheet
1.IP-AGX-PCIE1.pdf
(362 pages)
Specifications of IP-AGX-PCIE/1
Software Application
IP CORE, Interface And Protocols, PCI
Supported Families
Arria GX, Cyclone II, HardCopy II, Stratix II
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Lead Free Status / RoHS Status
na
- Current page: 326 of 362
- Download datasheet (7Mb)
B–20
Figure B–16. TX Transfer with Wait State Inserted for a Single DWORD Write
Figure B–17. TX Signal Activity When IP core Has Fewer than Maximum Potential Lanes Waveform
PCI Express Compiler User Guide
Descriptor
Signals
Data
Signals
Descriptor
Signals
Data
Signals
tx_desc[127:0]
tx_data[63:32]
tx_desc[127:0]
tx_data[63:32]
tx_data[31:0]
tx_data[31:0]
Figure B–16
wait state signal.
Transaction Layer Inserts Wait States because of Four Dword Header
In this example, the application transmits a 64-bit memory write transaction. Address
bit 2 is set to 1. Refer to
data phases because the IP core implements a small buffer to give maximum
performance during transmission of back-to-back transaction layer packets.
tx_ack
tx_req
tx_ws
tx_err
tx_ack
tx_dfr
tx_dv
tx_req
tx_ws
tx_err
tx_dfr
tx_dv
clk
clk
1
1
shows how the transaction layer extends the a data phase by asserting the
2
MEMWR32
2
3
DW 1
DW 0
Figure
4
DW 3
DW 2
3
B–18. No wait states are inserted during the first two
5
MEMWR32
6
4
DW 5
DW 4
7
8
DW0
5
9
December 2010 Altera Corporation
10
6
DW 7
DW 6
11
Descriptor/Data Interface
12
7
13
Chapter :
Related parts for IP-AGX-PCIE/1
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IP CORE - PCI Express X1 And X4 Lanes For Arria GX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: