IP-AGX-PCIE/1 Altera, IP-AGX-PCIE/1 Datasheet - Page 164
![IP CORE - X1 Lane PCI Express For Arria GX](/photos/24/19/241936/4696145_sml.jpg)
IP-AGX-PCIE/1
Manufacturer Part Number
IP-AGX-PCIE/1
Description
IP CORE - X1 Lane PCI Express For Arria GX
Manufacturer
Altera
Datasheet
1.IP-AGX-PCIE1.pdf
(362 pages)
Specifications of IP-AGX-PCIE/1
Software Application
IP CORE, Interface And Protocols, PCI
Supported Families
Arria GX, Cyclone II, HardCopy II, Stratix II
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Lead Free Status / RoHS Status
na
- Current page: 164 of 362
- Download datasheet (7Mb)
7–4
Figure 7–3. Global Reset Signals for ×1 and ×4 Endpoints in the Soft IP Implementation
Notes to
(1) The Gen1 ×8 does not include the crst signal and rstn replaces srst in the soft IP implementation.
(2) The dlup_exit signal should cause the application to assert srst, but not crst.
(3) gxb_powerdown stops the generation of core_clk_out for hard IP implementations and clk125_out for soft IP implementations.
(4) The rx_freqlocked signal is only used for the Gen2 ×4 and Gen2 ×8 PCI Express IP cores.
Reset in Stratix V Devices
PCI Express Compiler User Guide
Other Power
On Reset
perst#
Figure
7–3:
The PCI Express specification defines the following three reset types:
■
■
■
Fundamental (cold) reset—A hardware mechanism for resetting the PCIe IP core
following power on. The perst_n initiates this reset.
Warm reset—A hardware mechanism for resetting the PCIe IP core without
cycling the power supply.
Hot reset—A reset propagated across a Link using a Physical Layer mechanism.
rx_freqlocked
Reset Synchronization
Circuitry from Design
Example
Note (1)
Note (4)
Note (1)
srst
crst
npor
<variant> .v or .vhd
<variant>_ core.v or .vhd
altpcie_hip_pipen1b.v or .vhd
pll_powerdown
gxb_powerdown
pll_locked
rx_pll_locked
<variant> _serdes.v or .vhd
tx_digitalreset
rx_analogreset
rx_digitalreset
Note (3)
SERDES Reset Controller
Note (2)
rx_analogreset
tx_digitalreset
rx_digitalreset
rx_freqlocked
rx_pll_locked
dl_ltssm[4:0]
hotrst_exit
pll_locked
December 2010 Altera Corporation
dlup_exit
l2_exit
Chapter 7: Reset and Clocks
Reset in Stratix V Devices
Related parts for IP-AGX-PCIE/1
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![IP-AGX-PCIE/4](/photos/24/19/241936/4696145_tmb.jpg)
Part Number:
Description:
IP CORE - PCI Express X1 And X4 Lanes For Arria GX
Manufacturer:
Altera
Datasheet:
![DK-CYCII-2C20N](/photos/9/20/92074/mfgdk-cycii-2c20nboard_tmb.jpg)
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
![EP610PC-35](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-15](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610IPC-25](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-30](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-10](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-7](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-12](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-10A](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
![P85C224-66](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP320PC](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP2A15B724C7](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: