IP-AGX-PCIE/1 Altera, IP-AGX-PCIE/1 Datasheet - Page 251
![IP CORE - X1 Lane PCI Express For Arria GX](/photos/24/19/241936/4696145_sml.jpg)
IP-AGX-PCIE/1
Manufacturer Part Number
IP-AGX-PCIE/1
Description
IP CORE - X1 Lane PCI Express For Arria GX
Manufacturer
Altera
Datasheet
1.IP-AGX-PCIE1.pdf
(362 pages)
Specifications of IP-AGX-PCIE/1
Software Application
IP CORE, Interface And Protocols, PCI
Supported Families
Arria GX, Cyclone II, HardCopy II, Stratix II
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Lead Free Status / RoHS Status
na
- Current page: 251 of 362
- Download datasheet (7Mb)
Chapter 15: Testbench and Design Example
Root Port Design Example
Figure 15–5. Root Port Design Example
December 2010 Altera Corporation
(altpcietb_bfm_
Test Driver
driver_rp.v)
■
You can use the example root port design for Verilog HDL simulation. All of the
modules necessary to implement the example design with the variation file are
contained in <variation_name>_example_rp_pipen1b.v. This file is created in the
<variation_name>_examples/root_port subdirectory of your project when the PCI
Express IP core variant is generated.
The MegaWizard interface creates the variation files in the top-level directory of your
project, including the following files:
■
■
■
■
The following modules are generated for the design example in the subdirectory
<variation_name>_examples/root_port:
<var> _example_rp_pipen1b.v
Test Driver (altpcietb_bfm_driver_rp.v)—the chaining DMA endpoint test driver
which configures the root port and endpoint for DMA transfer and checks for the
successful transfer of data. Refer to the
detailed description.
<variation_name>.v—the top level file of the PCI Express IP core variation. The file
instantiates the SERDES and PIPE interfaces, and the parameterized core,
<variation_name>_core.v.
<variation_name>_serdes.v —contains the SERDES.
<variation_name>_core.v—used in synthesizing <variation_name>.v.
<variation_name>_core.vo—used in simulating <variation_name>.v.
Root Port BFM Tasks and Shared Memory
(altpcietb_bfm_shmem)
BFM Shared Memory
VC1 Avalon-ST Interface
VC0 Avalon-ST Interface
(altpcietb_bfm_vcintf_ast)
(altpcietb_bfm_vcintf_ast)
BFM Log Interface
(altpcietb_bfm_log)
BFM Read/Write Shared
Request Procedures
(altpcietb_bfm_rdwr)
cfg_sample.v)
(altpcietb_tl_
Config Bus
Avalon-ST
Avalon-ST
“Test Driver Module” on page 15–18
(variation_name.v)
(altpcietb_bfm_configure)
BFM Request Interface
(altpcietb_bfm_req_intf)
BFM Configuration
PCI Express
Root Port
Variation
Procedures
PCI Express Compiler User Guide
PCI Express
for a
15–23
Related parts for IP-AGX-PCIE/1
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![IP-AGX-PCIE/4](/photos/24/19/241936/4696145_tmb.jpg)
Part Number:
Description:
IP CORE - PCI Express X1 And X4 Lanes For Arria GX
Manufacturer:
Altera
Datasheet:
![DK-CYCII-2C20N](/photos/9/20/92074/mfgdk-cycii-2c20nboard_tmb.jpg)
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
![EP610PC-35](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-15](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610IPC-25](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-30](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-10](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-7](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-12](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-10A](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
![P85C224-66](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP320PC](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP2A15B724C7](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: