IP-AGX-PCIE/1 Altera, IP-AGX-PCIE/1 Datasheet - Page 281
IP-AGX-PCIE/1
Manufacturer Part Number
IP-AGX-PCIE/1
Description
IP CORE - X1 Lane PCI Express For Arria GX
Manufacturer
Altera
Datasheet
1.IP-AGX-PCIE1.pdf
(362 pages)
Specifications of IP-AGX-PCIE/1
Software Application
IP CORE, Interface And Protocols, PCI
Supported Families
Arria GX, Cyclone II, HardCopy II, Stratix II
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Lead Free Status / RoHS Status
na
- Current page: 281 of 362
- Download datasheet (7Mb)
Chapter 15: Testbench and Design Example
BFM Procedures and Functions
Table 15–65.
Table 15–66.
Table 15–67.
December 2010 Altera Corporation
Arguments
Location
Syntax
Arguments
Location
Syntax
dma_set_header Procedure
rc_mempoll Procedure
msi_poll Procedure
altpcietb_bfm_driver_chaining.v or altpcietb_bfm_driver_chaining.vhd
msi_poll(max_number_of_msi,msi_address,msi_expected_dmawr,msi_expected_dmard,dma_wri
te,dma_read)
altpcietb_bfm_driver_chaining.v or altpcietb_bfm_driver_chaining.vhd
rc_mempoll (rc_addr, rc_data, rc_mask)
rc_addr
rc_data
rc_mask
bar_table
bar_num
Descriptor_size
direction
Use_msi
Use_eplast
Bdt_msb
Bdt_lsb
Msi_number
Msi_traffic_class
Multi_message_enable
rc_mempoll Procedure
Use the rc_mempoll procedure to poll a given DWORD in a given BFM shared
memory location.
msi_poll Procedure
The msi_poll procedure tracks MSI completion from the endpoint.
Address of the BFM shared memory that is being polled.
Expected data value of the that is being polled.
Mask that is logically ANDed with the shared memory data before it is
compared with rc_data.
Address of the endpoint bar_table structure in BFM shared memory.
BAR number to analyze.
Number of descriptor.
When 0 the direction is read.
When 1 the direction is write.
When set, the root port uses native PCI Express MSI to detect the DMA
completion.
When set, the root port uses BFM shared memory polling to detect the DMA
completion.
BFM shared memory upper address value.
BFM shared memory lower address value.
When use_msi is set, specifies the number of the MSI which is set by the
dma_set_msi procedure.
When use_msi is set, specifies the MSI traffic class which is set by the
dma_set_msi procedure.
When use_msi is set, specifies the MSI traffic class which is set by the
dma_set_msi procedure.
PCI Express Compiler User Guide
15–53
Related parts for IP-AGX-PCIE/1
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IP CORE - PCI Express X1 And X4 Lanes For Arria GX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: