SC28L92A1A NXP Semiconductors, SC28L92A1A Datasheet - Page 32
![UART, DUAL, 3.3V OR 5V, SMD, 28L92](/photos/19/3/190317/ge40plcc05-40_sml.jpg)
SC28L92A1A
Manufacturer Part Number
SC28L92A1A
Description
UART, DUAL, 3.3V OR 5V, SMD, 28L92
Manufacturer
NXP Semiconductors
Datasheet
1.SC28L92A1B557.pdf
(73 pages)
Specifications of SC28L92A1A
No. Of Channels
2
Supply Voltage Range
2.97V To 3.63V, 4.5V To 5.5V
Operating Temperature Range
-40°C To +85°C
Digital Ic Case Style
PLCC
No. Of Pins
44
Svhc
No SVHC (18-Jun-2010)
Operating
RoHS Compliant
Data Rate
230.4Kilobaud
Uart Features
Programmable Channel Mode, Line Break Detection & Generation
Rohs Compliant
Yes
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
SC28L92A1A
Manufacturer:
NXP
Quantity:
677
Company:
Part Number:
SC28L92A1A,512
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Company:
Part Number:
SC28L92A1A,518
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Company:
Part Number:
SC28L92A1A,529
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Company:
Part Number:
SC28L92A1A529
Manufacturer:
NXP Semiconductors
Quantity:
135
NXP Semiconductors
SC28L92_7
Product data sheet
7.3.1.4 Mode Register 0 channel B (MR0B)
7.3.1.5 Mode Register 1 channel B (MR1B)
7.3.1.6 Mode Register 2 channel B (MR2B)
Table 32.
[1]
MR0B (address 0x8) is accessed when the channel B MR pointer points to MR1. The
pointer is set to MR0 by RESET or by a set pointer command applied via CRB. After
reading or writing MR0B, the pointer will point to MR1B.
The bit definitions for this register are identical to MR0A, except the FIFO size bit and that
all control actions apply to the channel B receiver, transmitter, the corresponding inputs
and outputs. MR0B[2:0] are reserved.
MR1B (address 0x8) is accessed when the channel B MR pointer points to MR1. The
pointer is set to MR1 by RESET or by a set pointer command applied via CRB. After
reading or writing MR1B, the pointer will point to MR2B.
The bit definitions for this register are identical to MR1A, except that all control actions
apply to the channel B receiver and transmitter and the corresponding inputs and outputs.
MR2B (address 0x8) is accessed when the channel B MR pointer points to MR2, which
occurs after any access to MR1B. Accesses to MR2B do not change the pointer.
The bit definitions for mode register are identical to the bit definitions for MR2A, except
that all control actions apply to the channel B receiver and transmitter and the
corresponding inputs and outputs.
MR2A[3:0] (hexadecimal)
B
C
D
E
F
Add 0.5 to values shown for 0 to 7 if channel is programmed for 5 bit per character
Stop bit length
Rev. 07 — 19 December 2007
3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter
…continued
Stop bit length
1.750
1.813
1.875
1.938
2.000
[1]
SC28L92
© NXP B.V. 2007. All rights reserved.
32 of 73