HFIXF1110CC.B3-998844 Cortina Systems Inc, HFIXF1110CC.B3-998844 Datasheet - Page 50

no-image

HFIXF1110CC.B3-998844

Manufacturer Part Number
HFIXF1110CC.B3-998844
Description
IC ETHERNET MAC 10PORT 552-CBGA
Manufacturer
Cortina Systems Inc

Specifications of HFIXF1110CC.B3-998844

Controller Type
Ethernet Controller, MAC
Interface
SPI-4.2
Voltage - Supply
1.8 V, 2.5 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
575-BCBGA Exposed Pad (552 Bumps)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Current - Supply
-
Other names
1008-1010

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HFIXF1110CC.B3-998844
Manufacturer:
Cortina Systems Inc
Quantity:
135
Part Number:
HFIXF1110CC.B3-998844
Manufacturer:
Cypress
Quantity:
106
Part Number:
HFIXF1110CC.B3-998844
Manufacturer:
Cortina Systems Inc
Quantity:
10 000
IXF1110 MAC
Datasheet
250210, Revision 11.0
13 April 2009
5.1.6
Note:
5.1.6.1
Note:
5.1.7
Cortina Systems
Forced Mode Operation
The fiber operation of the MAC can be forced to operated at 1000 Mbps, full duplex without
completion of the auto negotiation function. In this mode, the receive path of the MAC must
achieve synchronization with the link partner. Once this has been achieved, the transmit
path of the MAC will be enabled to allow data transmission, which is known as “forced
mode” operation. Forced mode is limited to operation with a link partner that operates with a
full-duplex link at a speed of 1000 Mbps.
Forced mode is enabled by Register bit 5 (AN_enable) in the
+ 0x18), on page
In forced mode, the TX SPI4-2 status bus (TSTAT[1:0]) is held in the SATISFIED state until
sync_status is OK. This prevents the TX FIFO from being filled prior to transmission of
packets.
Determining If Link Is Established in Forced Mode
When the IXF1110 MAC is in forced mode operation, the
0x16), on page 128
link is established.
The Rx Sync bit indicates a loss of synchronization when the link is down.
Jumbo Packet Support
The IXF1110 MAC supports the concept of jumbo frames. The jumbo frame length is
dependent on the application, and the IXF1110 MAC design has been optimized for 9.6 KB
jumbo frame length. Lengths larger than this can be programmed, but will limit system
performance.
The value programmed into the Max Frame Size Register (Addr: Port_Index + 0x0F)
determines the maximum length frame size the MAC can receive or transmit without
activating any error counters, and without truncation.
The Max Frame Size Register (Addr: Port_Index + 0x0F) bits 13:0 set the frame length.
The default value programmed into this register is 0x05EE (1518). The value is internally
adjusted by +4 if the frame has a VLAN tag. The overall programmable maximum is 0x3FFF
or 16383 bytes. The register should be programmed to 0x2667 for the 9.6 KB length jumbo
frame for which the IXF1110 MAC is optimized.
The RMON counters are also affected for jumbo frame support as follows:
RX Statistics:
TX Statistics:
®
• RXOctetsTotalOK (Addr: Port_Index + 0x20)
• RXPkts1519toMaxOctets (Addr: Port_Index + 0x2B)
• RXFCSErrors (Addr: Port_Index + 0x2C)
• RXDataError (Addr: Port_Index + 0x02E)
• RXAlignErrors (Addr: Port_Index + 0x2F)
• RXLongErrors (Addr: Port_Index + 0x30)
• RXJabberErrors (Addr: Port_Index + 0x31)
• RXVeryLongErrors (Addr: Port_Index + 0x34)
IXF1110 10-Port 1000 Mbps Ethernet Media Access Controller
129. By default, the IXF1110 MAC is set to forced mode operation.
bit 20 RX Sync indicates when synchronization has occurred and valid
RX Config Word ($ Port_Index +
Diverse Config ($ Port_Index
5.1 Media Access Controller
Page 50

Related parts for HFIXF1110CC.B3-998844