HFIXF1110CC.B3-998844 Cortina Systems Inc, HFIXF1110CC.B3-998844 Datasheet - Page 12

no-image

HFIXF1110CC.B3-998844

Manufacturer Part Number
HFIXF1110CC.B3-998844
Description
IC ETHERNET MAC 10PORT 552-CBGA
Manufacturer
Cortina Systems Inc

Specifications of HFIXF1110CC.B3-998844

Controller Type
Ethernet Controller, MAC
Interface
SPI-4.2
Voltage - Supply
1.8 V, 2.5 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
575-BCBGA Exposed Pad (552 Bumps)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Current - Supply
-
Other names
1008-1010

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HFIXF1110CC.B3-998844
Manufacturer:
Cortina Systems Inc
Quantity:
135
Part Number:
HFIXF1110CC.B3-998844
Manufacturer:
Cypress
Quantity:
106
Part Number:
HFIXF1110CC.B3-998844
Manufacturer:
Cortina Systems Inc
Quantity:
10 000
IXF1110 MAC
Datasheet
250210, Revision 11.0
13 April 2009
Cortina Systems
Changed product ordering number to reflect B2 [HFIXF1110CC.B2: 860817].
Modified Table 11 “Power Supply Signal Descriptions” [changed AVDD to AVDD1P8_1/2 and AVDD2 to AVDD2P5_1/2].
Added note under Section 5.1.2.1, “Padding of Undersized Frames on Transmit”.
Modified Section 5.1.2.3.1, “Filter on Unicast Packet Match” [added text to end of paragraph].
Added Section 5.1.3, “Flow Control”.
Modified third and fourth paragraphs of Section 5.2.2.2, “CALENDAR_M”.
Added Section 6.2, “Analog Power Filtering” (IXF1110 only)
Modified Section 6.3.1, “TX FIFO” [added note].
Added
Added Table 48 “SPI4-2 LVDS Rise/Fall Times”.
Modified Table 72 “RX Packet Filter Control ($ Port_Index + 0x19)” (removed table note from the bit 4 description].
Modified Table 114 “SPI4-2 RX Calendar ($ 0x702)” [changed Register bits 3:0 to Reserved].
Modified
Added Table 105 “TX FIFO Drain ($0x620)”.
Modified Table 116 “IXF1010 MAC Product Information” [changed part number and mm number to reflect B2].
Deleted old Table 19: 1x9-to-IXF1110 Connection
Modified text under Section 6.5, “SerDes Power-Down Capabilities (IXF1110 Only)”.
Changed Table 98: TX FIFO Port Reset Register (Addr: 0x620) to Reserved.
Added product ordering and operating temperature range information, and changed SFF-8053, Revision 5.5 Compatible to SFP
MSA compatible.
Deleted old Figures 6, 7, and 8 (Revision 004) and replaced with
Added new
Table 2 “IXF1110 Ball List in Alphanumeric Order by Ball
Modified
Broke up old Table 3 into
Signal
Modified
Modified
Added note under
Added note under
Added third note to
Modified text and added note under
Modified Section 5.1.5, “Forced Mode Operation”
Modified
Added
Added new
Globally modified SFF-8053, Revision 5.5 Compatible to SFP MSA compatible under
Modified
Descriptions”.
Section 6.3.1.3, “TX FIFO Drain (IXF1110
Table 17 “IXF1110 SPI4-2 Interface Signal
Table 88 “JTAG ID Revision ($ 0x50C)”
Figure 4 “IXF1110 Interface Diagram”.
Table 5 “IXF1110 CPU Interface Signal
Table 7 “IXF1110 Optical Module Interface Signal
Figure 6 “IXF1110 SPI4-2 Interfacing with the Network Processor or Forwarding
Section 5.3.3, “Functional
Section 3.1, “IXF1110 Ball List Tables”
Section 5.2.1.2, “EOP
®
Section 5.1.2.3.5, “Filter PAUSE
Section 5.1.2.3.6, “Filter CRC Errored
Section 5.1.3, “Fiber
IXF1110 10-Port 1000 Mbps Ethernet Media Access Controller
Table 3 “IXF1110 SPI4-2 Interface Signal Descriptions”
Abort”.
Description”.
Section 5.1.4, “Fiber
Operation”.
Revision Date: November 24, 2003
Revision Date: December 30, 2003
Descriptions”.
[added table note 2].
Version)”.
Summary”.
Revision Date: May 5, 2004
Revision 005 (Sheet 1 of 2)
including
Packets”.
Location”.
Packets”.
Auto-Negotiation”.
Revision 007
Revision 006
Descriptions”.
Table 1 “IXF1110 Ball List in Alphanumeric Order by Signal Name”
Figure 6 “IXF1110 552-Ball CBGA Assignments (Top View)”
through
Section 5.3, “SerDes
Table 12 “IXF1110 System Interface
Engine”.
Interface”.
Revision History
Page 12
and

Related parts for HFIXF1110CC.B3-998844