SI1000-C-GM Silicon Laboratories Inc, SI1000-C-GM Datasheet - Page 290
![IC TXRX MCU + EZRADIOPRO](/photos/14/21/142131/42-qfn-series_sml.jpg)
SI1000-C-GM
Manufacturer Part Number
SI1000-C-GM
Description
IC TXRX MCU + EZRADIOPRO
Manufacturer
Silicon Laboratories Inc
Specifications of SI1000-C-GM
Package / Case
42-QFN
Frequency
240MHz ~ 960MHz
Data Rate - Maximum
256kbps
Modulation Or Protocol
FSK, GFSK, OOK
Applications
General Purpose
Power - Output
20dBm
Sensitivity
-121dBm
Voltage - Supply
1.8 V ~ 3.6 V
Current - Receiving
18.5mA
Current - Transmitting
85mA
Data Interface
PCB, Surface Mount
Memory Size
64kB Flash, 4kB RAM
Antenna Connector
PCB, Surface Mount
Number Of Receivers
1
Number Of Transmitters
1
Wireless Frequency
240 MHz to 960 MHz
Interface Type
UART, SMBus, SPI, PCA
Output Power
20 dBm
Operating Supply Voltage
0.9 V to 3.6 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Maximum Supply Current
4.1 mA
Minimum Operating Temperature
- 40 C
Modulation
FSK, GFSK, OOK
Protocol Supported
C2, SMBus
Core
8051
Program Memory Type
Flash
Program Memory Size
64 KB
Data Ram Size
4352 B
Supply Current (max)
4.1 mA
Cpu Family
Si100x
Device Core
8051
Device Core Size
8b
Frequency (max)
25MHz
Total Internal Ram Size
4.25KB
# I/os (max)
22
Number Of Timers - General Purpose
4
Operating Supply Voltage (typ)
2.5/3.3V
Operating Supply Voltage (max)
3.6V
Operating Supply Voltage (min)
1.8V
On-chip Adc
18-chx10-bit
Instruction Set Architecture
CISC
Mounting
Surface Mount
Pin Count
42
Package Type
QFN EP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Operating Temperature
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
336-1881-5
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
SI1000-C-GM
Manufacturer:
FSC
Quantity:
1 000
- Current page: 290 of 376
- Download datasheet (3Mb)
Si1000/1/2/3/4/5
overflow after 25 ms (and SMBTOE set), the Timer 3 interrupt service routine can be used to reset (disable
and re-enable) the SMBus in the event of an SCL low timeout.
24.3.5. SCL High (SMBus Free) Timeout
The SMBus specification stipulates that if the SCL and SDA lines remain high for more that 50 µs, the bus
is designated as free. When the SMBFTE bit in SMB0CF is set, the bus will be considered free if SCL and
SDA remain high for more than 10 SMBus clock source periods (as defined by the timer configured for the
SMBus clock source). If the SMBus is waiting to generate a Master START, the START will be generated
following this timeout. Note that a clock source is required for free timeout detection, even in a slave-only
implementation.
24.4. Using the SMBus
The SMBus can operate in both Master and Slave modes. The interface provides timing and shifting con-
trol for serial transfers; higher level protocol is determined by user software. The SMBus interface provides
the following application-independent features:
SMBus interrupts are generated for each data byte or slave address that is transferred. When hardware
acknowledgement is disabled, the point at which the interrupt is generated depends on whether the hard-
ware is acting as a data transmitter or receiver. When a transmitter (i.e. sending address/data, receiving an
ACK), this interrupt is generated after the ACK cycle so that software may read the received ACK value;
when receiving data (i.e. receiving address/data, sending an ACK), this interrupt is generated before the
ACK cycle so that software may define the outgoing ACK value. If hardware acknowledgement is enabled,
these interrupts are always generated after the ACK cycle. See Section 24.5 for more details on transmis-
sion sequences.
Interrupts are also generated to indicate the beginning of a transfer when a master (START generated), or
the end of a transfer when a slave (STOP detected). Software should read the SMB0CN (SMBus Control
register) to find the cause of the SMBus interrupt. The SMB0CN register is described in Section 24.4.2;
Table 24.5 provides a quick SMB0CN decoding reference.
24.4.1. SMBus Configuration Register
The SMBus Configuration register (SMB0CF) is used to enable the SMBus Master and/or Slave modes,
select the SMBus clock source, and select the SMBus timing and timeout options. When the ENSMB bit is
set, the SMBus is enabled for all master and slave events. Slave events may be disabled by setting the
INH bit. With slave events inhibited, the SMBus interface will still monitor the SCL and SDA pins; however,
the interface will NACK all received addresses and will not generate any slave interrupts. When the INH bit
is set, all slave events will be inhibited following the next START (interrupts will continue for the duration of
the current transfer).
290
Byte-wise serial data transfers
Clock signal generation on SCL (Master Mode only) and SDA data synchronization
Timeout/bus error recognition, as defined by the SMB0CF configuration register
START/STOP timing, detection, and generation
Bus arbitration
Interrupt generation
Status information
Optional hardware recognition of slave address and automatic acknowledgement of address/data
Rev. 1.0
Related parts for SI1000-C-GM
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![SI1000-CSA2-GMR](/images/manufacturer_photos/0/6/609/silicon_laboratories_inc_tmb.jpg)
Part Number:
Description:
QFN 42/I°/915 MHZ, SNAP ENABLED PROGRAMABLE XCVR
Manufacturer:
Silicon Laboratories Inc
![SI1000-E-GM](/images/manufacturer_photos/0/6/609/silicon_laboratories_inc_tmb.jpg)
Part Number:
Description:
QFN 42/I°/64KB, 4KB RAM, +20 DBM, PROGRAMMABLE XCVR
Manufacturer:
Silicon Laboratories Inc
![Si1000-CSA2-GM](/images/manufacturer_photos/0/6/609/silicon_laboratories_inc_tmb.jpg)
Part Number:
Description:
Microcontrollers (MCU) 915MHz SNAP enabled program XCVR
Manufacturer:
Silicon Laboratories Inc
Datasheet:
![1000-TCB1C915](/photos/14/11/141123/1000-tcb1c915__top__tmb.jpg)
Part Number:
Description:
BOARD EVALUATION FOR SI1000
Manufacturer:
Silicon Laboratories Inc
Datasheet:
![1000-TCB1C470](/photos/14/11/141127/1000-tcb1c470__top__tmb.jpg)
Part Number:
Description:
BOARD EVALUATION FOR SI1000
Manufacturer:
Silicon Laboratories Inc
Datasheet:
![1012-TAB1D434](/photos/14/11/141126/1012-tab1d434_tmb.jpg)
Part Number:
Description:
BOARD EVALUATION FOR SI1012
Manufacturer:
Silicon Laboratories Inc
Datasheet:
![1002-TCB1D434](/photos/14/11/141129/1002-tcb1d434_tmb.jpg)
Part Number:
Description:
BOARD EVALUATION FOR SI1002
Manufacturer:
Silicon Laboratories Inc
Datasheet:
![SI1010DK](/photos/14/11/141133/si1010-dk_tmb.jpg)
Part Number:
Description:
DEVELOPMENT KIT SI101X
Manufacturer:
Silicon Laboratories Inc
Datasheet:
![1004-TCB1D434](/photos/28/98/289802/si10xx-txb_tmb.jpg)
Part Number:
Description:
BOARD EVALUATION FOR SI1004
Manufacturer:
Silicon Laboratories Inc
Datasheet:
![1004-TCB1D868](/photos/14/14/141409/1004-tcb1d868_tmb.jpg)
Part Number:
Description:
BOARD EVALUATION FOR SI1004
Manufacturer:
Silicon Laboratories Inc
Datasheet:
![1012-TAB1D868](/photos/28/98/289802/si10xx-txb_tmb.jpg)
Part Number:
Description:
BOARD EVALUATION FOR SI1012
Manufacturer:
Silicon Laboratories Inc
Datasheet:
![1014-TAB1D868](/photos/28/98/289802/si10xx-txb_tmb.jpg)
Part Number:
Description:
BOARD EVALUATION FOR SI1014
Manufacturer:
Silicon Laboratories Inc
Datasheet:
![SI1000DK](/photos/14/14/141410/si1000dk_tmb.jpg)
Part Number:
Description:
DEVELOPMENT KIT SI101X
Manufacturer:
Silicon Laboratories Inc
Datasheet: