W90N740CDG Nuvoton Technology Corporation of America, W90N740CDG Datasheet - Page 131

no-image

W90N740CDG

Manufacturer Part Number
W90N740CDG
Description
IC MCU ARM7 TDMI 176-LQFP
Manufacturer
Nuvoton Technology Corporation of America
Series
W90r
Datasheet

Specifications of W90N740CDG

Core Processor
ARM7
Core Size
16/32-Bit
Speed
80MHz
Connectivity
EBI/EMI, Ethernet, UART/USART, USB
Peripherals
DMA, POR, WDT
Number Of I /o
21
Program Memory Type
ROMless
Ram Size
10K x 8
Voltage - Supply (vcc/vdd)
1.62 V ~ 3.6 V
Oscillator Type
External
Operating Temperature
0°C ~ 70°C
Package / Case
176-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Program Memory Size
-
Data Converters
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
W90N740CDG
Manufacturer:
Winbond
Quantity:
1 000
Part Number:
W90N740CDG
Manufacturer:
Winbond
Quantity:
9 470
Part Number:
W90N740CDG
Manufacturer:
Winbond
Quantity:
12 388
Part Number:
W90N740CDG
Manufacturer:
NUVOTON30
Quantity:
60
Part Number:
W90N740CDG
Manufacturer:
WINBOND
Quantity:
3 546
Part Number:
W90N740CDG
Manufacturer:
Nuvoton Technology Corporation of America
Quantity:
10 000
Part Number:
W90N740CDG
Manufacturer:
WINBOND/华邦
Quantity:
20 000
Company:
Part Number:
W90N740CDG
Quantity:
130
Host Controller Interrupt Disable Register (HcInterruptDisable)
Writing a ‘1’ to a bit in this register clears the corresponding bit, while writing a ‘0’ to a bit leaves the bit
nchanged.
Register: HcInterruptStatus
HcInterrputDisable
BITS
29-7
30
31
REGISTER
0
1
2
3
4
5
6
RESET
0b
0b
0b
0b
0b
0b
0b
0b
0b
0h
0xFFF0.5014
ADDRESS
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
-
R/W Host Controller Interrupt Disable Register
R/W
SchedulingOverrunEnable
0: Ignore
1: Disable interrupt generation due to Scheduling Overrun.
WritebackDoneHeadEnable
0: Ignore
1: Disable interrupt generation due to Write-back Done Head.
StartOfFrameEnable
0: Ignore
1: Disable interrupt generation due to Start of Frame.
ResumeDetectedEnable
0: Ignore
1: Disable interrupt generation due to Resume Detected.
UnrecoverableErrorEnable
This event is not implemented. All writes to this bit will be ignored.
FrameNumberOverflowEnable
0: Ignore
1: Disable interrupt generation due to Frame Number Overflow.
RootHubStatusChangeEnable
0: Ignore
1: Disable interrupt generation due to Root Hub Status Change.
Reserved. Read/Write 0's
OwnershipChangeEnable
0: Ignore
1: Disable interrupt generation due to Ownership Change.
MasterInterruptEnable
Global interrupt disable. A write of ‘1’ disables all interrupts.
- 128 -
W90N740CD/W90N740CDG
DESCRIPTION
DESCRIPTION
RESET VALUE
0x0000.0000

Related parts for W90N740CDG