ADUC7032BSTZ-8V-RL Analog Devices Inc, ADUC7032BSTZ-8V-RL Datasheet - Page 117

• Manufacturer Part Number: ADUC7032BSTZ-8V-RL
• Description: IC BATTERY SENSOR PREC 48-LQFP
• Manufacturer: Analog Devices Inc
• Series: MicroConverter® ADuC7xxxr

Specifications of ADUC7032BSTZ-8V-RL

• Core Processor: ARM7
• Core Size: 16/32-Bit
• Speed: 20.48MHz
• Connectivity: LIN, SPI, UART/USART
• Peripherals: POR, PSM, Temp Sensor, WDT
• Number Of I /o: 9
• Program Memory Size: 96KB (96K x 8)
• Program Memory Type: FLASH
• Ram Size: 6K x 8
• Voltage - Supply (vcc/vdd): 3.5 V ~ 18 V
• Data Converters: A/D 2x16b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 105°C
• Package / Case: 48-LQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Other names: ADUC7032BSTZ-8V-RLCT

Preliminary Technical Data
LIN Hardware Synchronization Control Register 0:
Name :
Address :
Default Value :
Access :
Function :
Bit
15-12
11
10
9
8
7
6-5
4
3
2
1
Description
Reserved
These bits are reserved for future and should be written as 0 by user software.
Break Timer Compare Interrupt Disable:
This bit is set to 1 to disable the Break Timer Compare interrupt.
This bit is cleared to 0 to enable the Break Timer Compare Interrupt
Break Timer Error Interrupt Disable:
This bit is set to 1 to disable the Break Timer Error interrupt.
This bit is cleared to 0 to enable the Break Timer Error Interrupt
LIN Transceiver, Stand-Alone Test Mode
This bit is cleared to 0 by user code to operate the LIN in normal mode, driven directly from the on-chip UART.
This bit is set to 1 by user code to enable external GPIO7 and GPIO8 pins to drive the LIN transceiver TxD and RxD
respectively, independent of the UART. The functions of GPIO7 and GPIO8 should first be configured by user code via
GPIO function select bits <0 and 4> in the GP2CON register.
Gate UART Bit
This bit is set to 1 by user code to disable the internal UART RxD (receive data) by gating it high until both the break field
and subsequent LIN Sync byte have been detected. This ensures the UART will not receive any spurious serial data during
Break or Sync field periods which will have to be flushed out of the UART before valid data fields can start to be received.
This bit is set to 0 by user code to enable the internal UART RxD (receive data) after the break field and subsequent LIN
Sync byte have been detected so that the UART can receive the subsequent LIN data fields.
Sync Timer Stop Edge Type Bit
This bit is cleared to 0 by user code to stop the sync timer on the falling edge count configured via the LHSCON1[7:4]
register.
This bit is set to 1 by user code to stop the sync timer on the rising edge count configured via the LHSCON1[7:4] register.
Reserved
These bits are reserved for future and should be written as 0 by user software.
Enable Stop Interrupt
This bit is cleared to 0 by user code to disable interrupts when a stop condition occurs
This bit is set to 1 by user code to generate an interrupt when a stop condition occurs
Enable Start Interrupt
This bit is cleared to 0 by user code to disable interrupts when a start condition occurs
This bit is set to 1 by user code to generate an interrupt when a start condition occurs
LIN Sync Enable Bit
This bit is cleared to 0 by user code to disable LHS functionality
This bit is set to 1 by user code to enable LHS functionality
Edge Counter Clear Bit
This bit is cleared to 0 by user code to enable the rising or falling edge counters to function normally
This bit is set to 1 by user code to clear the internal edge counters in the LHS peripheral, this bit does not reset to 0
automatically and requires user code to write 0 to re-enable the edge counters.
LHSCON0
0xFFFF0784
0x0000
Read/Write
The LHS Control register is a 16-bit register that in conjunction with the LHSCON1 register is used to configure the
LIN mode of operation.
Table 82 : LHSCON0 MMR Bit Descriptions
Rev. PrD | Page 117 of 128
ADuC7032