PIC16F88-I/P Microchip Technology, PIC16F88-I/P Datasheet - Page 49

IC MCU FLASH 4KX14 EEPROM 18DIP

PIC16F88-I/P

Manufacturer Part Number
PIC16F88-I/P
Description
IC MCU FLASH 4KX14 EEPROM 18DIP
Manufacturer
Microchip Technology
Series
PIC® 16Fr

Specifications of PIC16F88-I/P

Program Memory Type
FLASH
Program Memory Size
7KB (4K x 14)
Package / Case
18-DIP (0.300", 7.62mm)
Core Processor
PIC
Core Size
8-Bit
Speed
20MHz
Connectivity
I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
16
Eeprom Size
256 x 8
Ram Size
368 x 8
Voltage - Supply (vcc/vdd)
4 V ~ 5.5 V
Data Converters
A/D 7x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Processor Series
PIC16F
Core
PIC
Data Bus Width
8 bit
Data Ram Size
368 B
Interface Type
SSP/USART
Maximum Clock Frequency
20 MHz
Number Of Programmable I/os
16
Number Of Timers
3
Operating Supply Voltage
2 V to 5.5 V
Maximum Operating Temperature
+ 85 C
Mounting Style
Through Hole
3rd Party Development Tools
52715-96, 52716-328, 52717-734
Development Tools By Supplier
PG164130, DV164035, DV244005, DV164005, PG164120, ICE2000, DM163014
Minimum Operating Temperature
- 40 C
On-chip Adc
7-ch x 10-bit
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
ACICE0202 - ADAPTER MPLABICE 18P 300 MILAC164010 - MODULE SKT PROMATEII DIP/SOIC
Lead Free Status / Rohs Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC16F88-I/P
Manufacturer:
Microchi
Quantity:
6 825
Part Number:
PIC16F88-I/P
Manufacturer:
MICROCH
Quantity:
20 000
Part Number:
PIC16F88-I/P
0
4.7.3.2
A RESET will clear SCS<1:0> back to ‘00’. The
sequence for starting the primary oscillator following a
RESET is the same for all forms of RESET, including
POR. There is no transition sequence from the
alternate system clock to the primary system clock on
a RESET condition. Instead, the device will reset the
state of the OSCCON register and default to the
primary system clock. The sequence of events that
take place after this will depend upon the value of the
F
oscillator is configured as a crystal (HS, XT, or LP), the
CPU will be held in the Q1 state until 1024 clock cycles
have transpired on the primary clock. This is
necessary because the crystal oscillator had been
powered down until the time of the transition.
During
execution and/or peripheral operation is suspended.
If the primary system clock is either RC, EC, or
INTRC, the CPU will begin operating on the first Q1
cycle following the wake-up event. This means that
FIGURE 4-10:
 2003 Microchip Technology Inc.
OSC
Note:
System Clock
CPU Start-up
Note 1: T
Peripheral
Program
bits in the Configuration register. If the external
Counter
RESET
SLEEP
T1OSI
2: T
3: T
OSC1
OSC2
OSTS
Clock
the
OSC
CPU
T
If Two-Speed Clock Start-up mode is
enabled, the INTRC will act as the system
clock until the OST timer has timed out.
1
P
Returning to Primary Oscillator with
a RESET
= 5-10 s (1 MHz system clock).
oscillator
= 30.52 s.
= 50 ns minimum.
Q4
PC
PRIMARY SYSTEM CLOCK AFTER RESET (HS, XT, LP)
Q1
start-up
T
T
OST
CPU
(3)
time,
instruction
Q1 Q2 Q3 Q4 Q1 Q2
0000h
Preliminary
T
OSC
T
T
1
P (1)
(2)
there is no oscillator start-up time required because
the primary clock is already stable; however, there is a
delay between the wake-up event and the following
Q2. An internal delay timer of 5-10 s will suspend
operation after the RESET to allow the CPU to
become ready for code execution. The CPU and
peripheral clock will be held in the first Q1.
The sequence of events is as follows:
1.
2.
3.
4.
0001h
Q3 Q4 Q1 Q2
A device RESET is asserted from one of many
sources (WDT, BOR, MCLR, etc.).
The device resets and the CPU start-up timer is
enabled if in SLEEP mode. The device is held in
RESET until the CPU start-up time-out is
complete.
If the primary system clock is configured as an
external oscillator (HS, XT, LP), then the OST
will be active waiting for 1024 clocks of the pri-
mary system clock. While waiting for the OST,
the device will be held in RESET. The OST and
CPU start-up timers run in parallel.
After both the CPU start-up and OST timers
have timed out, the device will wait for one addi-
tional clock cycle and instruction execution will
begin.
0003h
Q3
PIC16F87/88
Q4
Q1 Q2 Q3 Q4
0004h
DS30487B-page 47
0005h

Related parts for PIC16F88-I/P