PIC16F684-I/SLG Microchip, PIC16F684-I/SLG Datasheet - Page 77

• Manufacturer Part Number: PIC16F684-I/SLG
• Description: pic, flash, Microcontrollers, Microprocessors, Semiconductors and Actives, ic, mcu
• Manufacturer: Microchip

11.0
The
module contains a 16-bit register which can operate as
a:
• 16-bit Capture register
• 16-bit Compare register
• PWM Master/Slave Duty Cycle register
Capture/Compare/PWM
comprised of two 8-bit registers: CCPR1L (low byte)
and CCPR1H (high byte).
REGISTER 11-1:
 2004 Microchip Technology Inc.
enhanced
ENHANCED
CAPTURE/COMPARE/PWM
(ECCP) MODULE
bit 7-6
bit 5-4
bit 3-0
Capture/Compare/PWM
CCP1CON — ENHANCED CCP OPERATION REGISTER (ADDRESS: 15h)
bit 7
P1M<1:0>: PWM Output Configuration bits
If CCP1M<3:2> = 00, 01, 10:
xx = P1A assigned as Capture/Compare input; P1B, P1C, P1D assigned as port pins
If CCP1M<3:2> = 11:
00 = Single output; P1A modulated; P1B, P1C, P1D assigned as port pins
01 = Full-bridge output forward; P1D modulated; P1A active; P1B, P1C inactive
10 = Half-bridge output; P1A, P1B modulated with dead band control; P1C, P1D assigned as
11 = Full-bridge output reverse; P1B modulated; P1C active; P1A, P1D inactive
DC1B<1:0>: PWM Duty Cycle Least Significant bits
Capture mode:
Unused.
Compare mode:
Unused.
PWM mode:
These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in CCPR1L.
CCP1M<3:0>: ECCP Mode Select bits
0000 = Capture/Compare/PWM off (resets ECCP module)
0001 = Unused (reserved)
0010 = Compare mode, toggle output on match (CCP1IF bit is set)
0011 = Unused (reserved)
0100 = Capture mode, every falling edge
0101 = Capture mode, every rising edge
0110 = Capture mode, every 4th rising edge
0111 = Capture mode, every 16th rising edge
1000 = Compare mode, set output on match (CCP1IF bit is set)
1001 = Compare mode, clear output on match (CCP1IF bit is set)
1010 = Compare mode, generate software interrupt on match (CCP1IF bit is set, CCP1 pin
1011 = Compare mode, trigger special event (CCP1IF bit is set; CCP1 resets TMR1or TMR2,
1100 = PWM mode; P1A, P1C active-high; P1B, P1D active-high
1101 = PWM mode; P1A, P1C active-high; P1B, P1D active-low
1110 = PWM mode; P1A, P1C active-low; P1B, P1D active-high
1111 = PWM mode; P1A, P1C active-low; P1B, P1D active-low
Legend:
R = Readable bit
-n = Value at POR
R/W-0
P1M1
Register
port pins
is unaffected)
and starts an A/D conversion, if the A/D module is enabled)
1
R/W-0
P1M0
(CCPR1)
(ECCP)
DC1B1
R/W-0
Preliminary
W = Writable bit
‘1’ = Bit is set
is
DC1B0
R/W-0
The CCP1CON register controls the operation of
ECCP. The special event trigger is generated by a
compare match and will clear both TMR1H and TMR1L
registers.
TABLE 11-1:
ECCP Mode
CCP1M3
Compare
Capture
U = Unimplemented bit, read as ‘0’
‘0’ = Bit is cleared
R/W-0
PWM
ECCP MODE – TIMER
RESOURCES REQUIRED
CCP1M2
R/W-0
PIC16F684
x = Bit is unknown
Timer Resource
CCP1M1
R/W-0
DS41202C-page 75
Timer1
Timer1
Timer2
CCP1M0
R/W-0
bit 0