tmp89fm42 TOSHIBA Semiconductor CORPORATION, tmp89fm42 Datasheet - Page 168

no-image

tmp89fm42

Manufacturer Part Number
tmp89fm42
Description
8 Bit Microcontroller
Manufacturer
TOSHIBA Semiconductor CORPORATION
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
tmp89fm42AUG
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
Part Number:
tmp89fm42LUG
Manufacturer:
ST
Quantity:
500
Part Number:
tmp89fm42LUG
Manufacturer:
TOSHIBA
Quantity:
745
Part Number:
tmp89fm42LUG
Manufacturer:
TOSHIBA
Quantity:
1 000
Part Number:
tmp89fm42LUG
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
Part Number:
tmp89fm42UG
Manufacturer:
PROCONN
Quantity:
3 705
Part Number:
tmp89fm42UG
Manufacturer:
TOSHIBA/PBF
Quantity:
29
Part Number:
tmp89fm42UG
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
Part Number:
tmp89fm42UG
0
Company:
Part Number:
tmp89fm42UG
Quantity:
15 795
Company:
Part Number:
tmp89fm42UG
Quantity:
2 400
Part Number:
tmp89fm42UG(C
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
Part Number:
tmp89fm42UG(C,JZ)
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
Part Number:
tmp89fm42UG(CZHZ)
0
Part Number:
tmp89fm42UG(JZ)
Manufacturer:
Toshiba
Quantity:
10 000
13.4 Timer Function
13. 16-bit Timer Counter (TCA)
RA001
13.4.3 Event counter mode
13.4.3.1 Setting
13.4.3.2 Operation
13.4.3.3 Auto capture
13.4.3.4 Register buffer configuration
In the event counter mode, the up counter counts up at the edge of the input to the TCA0 pin.
TA0MOD<TA0TED> to "0" selects the rising edge, and setting it to "1" selects the falling edge for count-
ing up.
in port settings.
TA0MOD and TA0CR<TA0OVE> is disabled. Be sure to complete the required mode settings before
starting the timer.
counter increments.
an INTTA0 interrupt request is generated and the up counter is cleared to "0000H". After being cleared,
the up counter continues counting and counts up at each edge of the input to the TCA0 pin. Setting
TA0CR<TA0S> to "0" during the operation causes the up counter to stop counting and be cleared to
"0000H".
2 [Hz] (in the SLOW 1/2 or SLEEP 1 mode), and a pulse width of two machine cycles or more is required
at both the "H" and "L" levels.
Setting the operation mode selection TA0MOD<TA0M> to "010" activates the event counter mode.
Set the trigger edge at the external trigger input selection TA0MOD<TA0TED>. Setting
Note that this mode uses the TA0 input pin, and the TCA0 pin must be set to the input mode beforehand
The operation is started by setting TA0CR<TA0S> to "1". After the timer is started, writing to
After the event counter mode is started, when the selected trigger edge is input to the TCA0 pin, the up
When a match between the up counter value and the value set to timer register A (TA0DRA) is detected,
The maximum frequency to be supplied is fcgck/2 [Hz] (in the NORMAL 1/2 or IDLE 1/2 mode) or fs/
Refer to "13.4.1.3 Auto capture".
Refer to "13.4.1.4 Register buffer configuration".
Page 154
TMP89FM42

Related parts for tmp89fm42