ADV7196AKSZ Analog Devices Inc, ADV7196AKSZ Datasheet - Page 19

ADV7196AKSZ

Manufacturer Part Number
ADV7196AKSZ
Description
Manufacturer
Analog Devices Inc
Datasheet

Specifications of ADV7196AKSZ

Adc/dac Resolution
11b
Screening Level
Commercial
Package Type
MQFP
Pin Count
52
Lead Free Status / RoHS Status
Compliant
Color Output Swap (MR53)
By default DAC B is configured as the Pr output and DAC C
as the Pb output. In setting this bit to “1” the DAC outputs can
be swapped around so that DAC B outputs Pb and DAC C
outputs Pr. Table III demonstrates this in more detail. This control
is also available in RGB mode
In 4:4:4 Input Mod
Color Data
Input on Pins
Cr9–0
Cb/Cr9–0
Cr9–0
Cb/Cr9–0
In 4:2:2 Input Mod
Color Data
Input on Pins
Cr9–0
Cb/Cr9–0
Cb/Cr9–0
Gamma Curve (MR54)
This bit selects which of the two programmable gamma curves is to
be used. When setting MR54 to “0,” the gamma correction curve
selected is Curve A. Otherwise Curve B is selected. Each curve
will have to be programmed by the user as explained in the Gamma
Correction Registers section
Gamma Correction (MR55)
To enable Gamma Correction and therefore activate the gamma
curve programmed by the user, this bit must be set to “1.” Otherwise
the programmable Gamma Correction facility is bypassed. Pro-
gramming of the gamma correction curves is explained in the
Gamma Correction Registers section
Adaptive Mode Control (MR56)
For this control to be effective, Adaptive Filter Control must be
enabled (MR57 = “1”) as well as the Sharpness Filter (MR17 =
“1”). For filter plots refer to Sharpness Filter Control and
Adaptive Filter Control section
Table III. Relationship Between Color Input Pixel Port,
MR53 and DAC B, DAC C Outputs
e
e
MR57
ADAPTIVE FILTER
0
1
0
0
1
1
0 or 1
0
1
MR53
MR53
.
CONTROL
.
MR57
.
DISABLE
ENABLE
MR56
ADAPTIVE MODE
0
1
.
CONTROL
MR56
MODE A
MODE B
MR55
0
1
Analog Output
Signal
DAC B
DAC C
DAC C
DAC B
Analog Output
Signal
Not Operational
DAC C (Pb)
DAC C (Pr)
CORRECTION
GAMMA
MR55
DISABLE
ENABLE
MR54
GAMMA CURVE
0
1
MR54
CURVE A
CURVE B
MR53
0
1
COLOR OUTPUT
Adaptive Filter Control (MR57)
This bit enables the Adaptive Filter Control when set to “1.”
Sharpness Filter must be enabled as well (MR17 = “1”). The
Adaptive Filter Controls is explained in more detail under
Sharpness Filter Control and Adaptive Filter Control section
COLOR Y
CY (CY7–CY0)
(Address (SR4–SR0) = 06H
COLOR CR
CCR (CCR7–CCR0)
(Address (SR4–SR0) = 07H
COLOR CB
CCB (CCB7–CCB0)
(Address (SR4–SR0) = 08H)
These three 8-bit-wide registers are used to program the output
color of the internal test pattern generator, be it the lines of the
cross-hatch pattern or the uniform field test pattern and are
available in PS mode and HDTV mode.
The standard used for the values for Y and the color difference
signals to obtain white, black and the saturated primary and
complementary colors conforms to the ITU-R BT 601-4 standard.
MR53
SWAP
DAC B = Pr
DAC C = Pr
CCB7
CCR7
CY7
MR52
0
1
SYNC ON PrPb
MR52
DISABLE
ENABLE
CCR6
CCB6
CY6
MR51
0
1
RGB MODE
CCR5
CCB5
CY5
MR51
DISABLE
ENABLE
COLOR CR VALUE
COLOR CB VALUE
COLOR Y VALUE
CCR4
CCB4
RESERVED FOR
REVISION CODE
CY4
CCR7–CCR0
CCB7–CCB0
CY7–CY0
MR50
MR50
CCR3
CCB3
CY3
CCR2
CCB2
CY2
ADV7196A
CCR1
CCB1
CY1
CCR0
CCB0
CY0
.

Related parts for ADV7196AKSZ