EPC4QC100N Altera, EPC4QC100N Datasheet - Page 30

IC CONFIG DEVICE 4MBIT 100-PQFP

EPC4QC100N

Manufacturer Part Number
EPC4QC100N
Description
IC CONFIG DEVICE 4MBIT 100-PQFP
Manufacturer
Altera
Series
EPCr
Datasheets

Specifications of EPC4QC100N

Programmable Type
In System Programmable
Memory Size
4Mb
Voltage - Supply
3 V ~ 3.6 V
Operating Temperature
0°C ~ 70°C
Package / Case
100-MQFP, 100-PQFP
Memory Type
Flash
Clock Frequency
66.7MHz
Supply Voltage Range
3V To 3.6V
Memory Case Style
QFP
No. Of Pins
100
Operating Temperature Range
0°C To +70°C
Access Time
90ns
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
544-1378
EPC4QC100N

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EPC4QC100N
Manufacturer:
ALTERA
Quantity:
25
Part Number:
EPC4QC100N
Manufacturer:
Altera
Quantity:
135
Part Number:
EPC4QC100N
Manufacturer:
ALTERA32EOL
Quantity:
135
Part Number:
EPC4QC100N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EPC4QC100N
Manufacturer:
ALTERA
0
1–30
Table 1–14. Enhanced Configuration Device Configuration Parameters
Volume 2: Configuration Handbook
f
t
t
t
t
t
t
t
t
t
t
f
t
t
t
t
t
t
Notes to
(1) To calculate t
(2) This parameter is used for CRC error detection by the FPGA.
(3) This parameter is used for CONF_DONE error detection by the enhanced configuration device.
(4) The FPGA V
DCLK
DCLK
HC
LC
CE
OE
OH
CF
DF
RE
LOE
ECLK
ECLK
ECLKH
ECLKL
ECLKR
ECLKF
POR
(2)
(2)
Symbol
(3)
(4)
Table
1–14:
CCINT
OH
, use the following equation: t
DCLK frequency
DCLK period
DCLK duty cycle high time
DCLK duty cycle low time
OE to first DCLK delay
OE to first DATA available
DCLK rising edge to DATA change
OE assert to DCLK disable delay
OE assert to DATA disable delay
DCLK rising edge to OE
OE assert time to assure reset
EXCLK input frequency
EXCLK input period
EXCLK input duty cycle high time
EXCLK input duty cycle low time
EXCLK input rise time
EXCLK input fall time
POR time
ramp time should be less than 1-ms for 2-ms POR, and it should be less than 70 ms for 100-ms POR.
For Intel flash-based EPC4 and EPC16, refer to Intel Flash 28F016B3 at
www.intel.com.
Parameter
OH
= 0.5 (DCLK period) - 2.5 ns.
Chapter 1: Enhanced Configuration Devices (EPC4, EPC8, and EPC16) Data Sheet
40% duty cycle
40% duty cycle
40% duty cycle
40% duty cycle
40% duty cycle
40% duty cycle
Condition
100 MHz
100 MHz
100 ms
2 ms
Min
277
277
40
15
40
(1)
60
60
10
70
6
6
4
4
1
Typ
100
2
June 2011 Altera Corporation
Max
66.7
100
120
3
3
3
Timing Information
MHz
MHz
Unit
ms
ms
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns

Related parts for EPC4QC100N