AM49BDS640AHD8I SPANSION [SPANSION], AM49BDS640AHD8I Datasheet - Page 44

• Manufacturer Part Number: AM49BDS640AHD8I
• Description: Stacked Multichip Package (MCP), Flash Memory and pSRAM CMOS 1.8 Volt-only Simultaneous Read/Write
• Manufacturer: SPANSION [SPANSION]

Reading Toggle Bits DQ6/DQ2
Refer to
the following discussion. Whenever the system initially
begins reading toggle bit status, it must read DQ7–DQ0
at least twice in a row to determine whether a toggle bit
is toggling. Typically, the system would note and store
the value of the toggle bit after the first read. After the
second read, the system would compare the new value
of the toggle bit with the first. If the toggle bit is not tog-
gling, the device has completed the program or erase
operation. The system can read array data on
DQ7–DQ0 on the following read cycle.
However, if after the initial two read cycles, the system
determines that the toggle bit is still toggling, the
system also should note whether the value of DQ5 is
high (see the section on DQ5). If it is, the system
should then determine again whether the toggle bit is
toggling, since the toggle bit may have stopped tog-
gling just as DQ5 went high. If the toggle bit is no longer
toggling, the device has successfully completed the
program or erase operation. If it is still toggling, the
device did not completed the operation successfully,
and the system must write the reset command to return
to reading array data.
The remaining scenario is that the system initially
determines that the toggle bit is toggling and DQ5 has
42
erase suspended,
actively erasing,
programming in
erase suspend
programming,
If device is
Figure 7, “Toggle Bit Algorithm,” on page 41
at an address within sectors not
at an address within sectors not
at an address within a sector
at an address within a sector
and the system reads
selected for erasure,
selected for erasure,
selected for erasure,
selected for erasure,
at any address,
at any address,
A D V A N C E
Table 16. DQ6 and DQ2 Indications
Am49BDS640AH
for
I N F O R M A T I O N
returns array data,
does not toggle,
then DQ6
not gone high. The system may continue to monitor the
toggle bit and DQ5 through successive read cycles,
determining the status as described in the previous
paragraph. Alternatively, it may choose to perform
other system tasks. In this case, the system must start
at the beginning of the algorithm when it returns to
determine the status of the operation
Bit Algorithm,” on page
DQ5: Exceeded Timing Limits
DQ5 indicates whether the program or erase time has
exceeded a specified internal pulse count limit. Under
these conditions DQ5 produces a “1,” indicating that
the program or erase cycle was not successfully com-
pleted.
The device may output a “1” on DQ5 if the system tries
to program a “1” to a location that was previously pro-
grammed to “0.” Only an erase operation can change a
“0” back to a “1.” Under this condition, the device halts
the operation, and when the timing limit has been
exceeded, DQ5 produces a “1.”
Under both these conditions, the system must write the
reset command to return to the read mode (or to the
erase-suspend-read mode if a bank was previously in
the erase-suspend-program mode).
toggles,
toggles,
toggles,
toggles,
returns array data. The system can read
from any sector not selected for erasure.
41).
is not applicable.
does not toggle.
does not toggle.
also toggles.
and DQ2
toggles.
December 5, 2003
(Figure 7, “Toggle