M52S64322A-10BG ESMT [Elite Semiconductor Memory Technology Inc.], M52S64322A-10BG Datasheet - Page 16

no-image

M52S64322A-10BG

Manufacturer Part Number
M52S64322A-10BG
Description
512K x 32 Bit x 4 Banks Mobile Synchronous DRAM
Manufacturer
ESMT [Elite Semiconductor Memory Technology Inc.]
Datasheet
CBR (auto) refresh command
is generated internally.
activate command.
M52S64322A cannot accept any other command.
Self refresh entry command
When CKE goes to high, the M52S64322A exits the self refresh mode.
internally, so there is no need for external control.
Before executing self refresh, all banks must be precharged.
Burst stop command
This command terminates the current burst operation.
Burst stop is valid at every burst length.
Elite Semiconductor Memory Technology Inc.
This command is a request to begin the CBR refresh operation. The refresh address
Before executing CBR refresh, all banks must be precharged.
After this cycle, all banks will be in the idle (precharged) state and ready for a row
During t
After the command execution, self refresh operation continues while CKE remains low.
During self refresh mode, refresh interval and refresh operation are performed
( CS , RAS , CAS = Low, WE , CKE = High)
( CS , RAS , CAS , CKE = Low , WE = High)
( CS , WE = Low, RAS , CAS = High)
RFC
period (from refresh command to refresh or activate command), the
Publication Date: Aug. 2009
Revision: 1.3
M52S64322A
16/47

Related parts for M52S64322A-10BG