ADAU1373BCBZ-RL AD [Analog Devices], ADAU1373BCBZ-RL Datasheet - Page 155

• Manufacturer Part Number: ADAU1373BCBZ-RL
• Description: Low Power Codec with Speaker and Headphone Amplifier
• Manufacturer: AD [Analog Devices]

DAIC REGISTER
Address: 0x46, Reset: 0x0A, Name: DAIC
Digital Audio Interface C Settings 1
Table 99. Bit Descriptions for DAIC
Bits
7
6
5
4
[3:2]
[1:0]
Bit Name
BCLKINVC
MSC
SWAPC
LRPC
WLC
FORMATC
Settings
00
01
10
11
00
01
10
11
0
1
0
1
0
1
0
1
Description
BCLK Inversion Control. Bit clock polarity inversion setting.
BCLK not inverted (default)
BCLK inverted
Master Mode Enable. Digital Audio Interface C master/slave setting.
Enable slave mode (default)
Enable master mode
Swap Audio Interface Data Control. Left/right channel data swap setting.
Output left- and right-channel data as normal (default)
Swap left- and right-channel DAC data in audio interface
Polarity Control for Clocks in Right-Justified, Left-Justified, and I
Polarity invert setting for frame clock.
Normal DACLRC and ADCLRC (default)
Invert DACLRC and ADCLRC polarity
Data-Word Length Control. Digital Audio Interface C data-word length
setting: 16/20/24/32 bits.
16 bits
20 bits
24 bits (default)
32 bits
Digital Audio Interface C Format Control. Digital Audio Interface C serial
format setting RJ/LJ/I
Right justified
Left justified
I
DSP mode
2
S format (default)
Rev. 0 | Page 155 of 296
2
S/DSP mode.
2
S Modes.
Reset
0x0
0x0
0x0
0x0
0x2
0x2
ADAU1373
Access
RW
RW
RW
RW
RW
RW