k4b2g0846b Samsung Semiconductor, Inc., k4b2g0846b Datasheet - Page 26
![no-image](/images/no-image-200.jpg)
k4b2g0846b
Manufacturer Part Number
k4b2g0846b
Description
2gb B-die Ddr3 Sdram Specification
Manufacturer
Samsung Semiconductor, Inc.
Datasheet
1.K4B2G0846B.pdf
(61 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
k4b2g0846b-HCF7
Manufacturer:
SAMSUNG
Quantity:
985
Company:
Part Number:
k4b2g0846b-HCH9
Manufacturer:
SAMSUNG
Quantity:
11 581
Company:
Part Number:
k4b2g0846b-HCH9
Manufacturer:
TI
Quantity:
19
Company:
Part Number:
k4b2g0846b-HCK0
Manufacturer:
SAMSUNG
Quantity:
11 586
Company:
Part Number:
k4b2g0846b-HYF7
Manufacturer:
SAMSUNG
Quantity:
1 200
K4B2G04(08/16)46B
9.9 ODT Timing Definitions
9.9.1 Test Load for ODT Timings
Different than for timing measurements, the reference load for ODT timings is defined in Figure 13.
9.9.2 ODT Timing Definition
Definitions for tAON, tAONPD, tAOF, tAOFPD and tADC are provided in Table 28 and subsequent figures. Measurement reference settings are provided
in Table 29.
[ Table 28 ] ODT Timing Definitions
[ Table 29 ] Reference Settings for ODT Timing Measurements
tAON
tAONPD
tAOF
tAOFPD
tADC
tAON
tAONPD
tAOF
tAOFPD
tADC
Symbol
Parameter
Measured
Rising edge of CK - CK defined by the end point of ODTLon
Rising edge of CK - CK with ODT being first registered high
Rising edge of CK - CK defined by the end point of ODTLoff
Rising edge of CK - CK with ODT being first registered low
Rising edge of CK - CK defined by the end point of ODTLcnw,
ODTLcwn4 of ODTLcwn8
RTT_Nom Setting
R
R
R
R
R
R
R
R
R
Begin Point Definition
ZQ
ZQ
ZQ
ZQ
ZQ
ZQ
ZQ
ZQ
ZQ
CK,CK
/12
/12
/12
/12
/12
/4
/4
/4
/4
Figure 13. ODT Timing Reference Load
RTT_Wr Setting
DUT
Timing Reference Points
R
NA
NA
NA
NA
NA
NA
NA
NA
ZQ
/2
DQ, DM
DQS , DQS
TDQS , TDQS
Page 26 of 61
V
V
DDQ
SSQ
Extrapolated point at V
Extrapolated point at V
End point: Extrapolated point at V
End point: Extrapolated point at V
End point: Extrapolated point at V
respectively
V
SW1
0.05
0.10
0.05
0.10
0.05
0.10
0.05
0.10
0.20
[V]
RTT
=25 ohm
End Point Definition
SSQ
SSQ
V
V
TT
SSQ
V
=
SW2
0.10
0.20
0.10
0.20
0.10
0.20
0.10
0.20
0.30
2Gb DDR3 SDRAM
Rev. 1.0 December 2008
[V]
RTT_Nom
RTT_Nom
RTT_Wr
and V
RTT_Nom
Note
Figure 14
Figure 15
Figure 16
Figure 17
Figure 18
Figute