r8a66597 Renesas Electronics Corporation., r8a66597 Datasheet - Page 39

no-image

r8a66597

Manufacturer Part Number
r8a66597
Description
Assp Usb2.0 2 Port Host/1 Port Peripheral Controller
Manufacturer
Renesas Electronics Corporation.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
r8a66597BG
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
r8a66597BG
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
r8a66597BG#DF1S
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
r8a66597FP
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
r8a66597FP#RF1S
Quantity:
2 172
Company:
Part Number:
r8a66597FP#RF1S
Quantity:
2 976
Part Number:
r8a66597FPRF1S
Manufacturer:
CYPRESS
Quantity:
9 103
R8A66597FP/DFP/BG
2.8 FIFO Port
Remarks
None
2.8.1
R e v 1 . 0 1
♦ CFIFO Port register [CFIFO]
♦ D0FIFO Port register [D0FIFO]
♦ D1FIFO Port register [D1FIFO]
15-0
Bit
15
0
-
FIFOPORT
FIFO port
FIFO port control
The Rx/Tx buffer memory of this controller is made up of a FIFO structure (FIFO buffer). Use the FIFO port register to
access the FIFO buffer. The CFIFO port, D0FIFO port and D1FIFO port are the types of FIFO ports. Each FIFO port
consists of port registers (CFIFO, D0FIFO and D1FIFO) that read or write the data from or to the FIFO buffer, registers
(CFIFOSEL, D0FIFOSEL and D1FIFOSEL) that select the pipes assigned to FIFO port, and control registers
(CFIFOCTR, D0FIFOCTR and D1FIFOCTR).
The features of each FIFO port are as follows:
14
0
-
(1) Access the FIFO buffer for DCP using the CFIFO port.
(2) The FIFO buffer access using the DMA transfer can be done through the DxFIFO port.
(3) DxFIFO port access by the CPU is also possible.
(4) While using functions specific to the FIFO port, the pipe number (selected pipe) to be written to the CURPIPE
(5) Registers containing the FIFO port do not affect the other FIFO ports.
(6) Do not assign the same pipe to separate FIFO ports.
(7) In the FIFO buffer status, there are two types of access rights: one assigned to the CPU, and the other to SIE.
O c t 1 7 , 2 0 0 8
Name
bit cannot be modified (signal input/output to the pin related to DMA, etc.).
Access from the CPU is not possible when SIE has the rights to access the buffer memory.
13
0
-
12
0
-
Reads the received data from the FIFO buffer by accessing this bit,
or writes the being transmitted data to the FIFO buffer.
p a g e 3 9 o f 1 8 3
11
0
-
10
0
-
9
0
-
FIFOPORT
Function
8
0
-
7
0
-
6
0
-
5
0
-
4
0
-
Software Hardware Remarks
3
0
-
R/W
2
0
-
R/W
<Address: 1CH>
<Address: 14H>
<Address: 18H>
1
0
-
0
0
-

Related parts for r8a66597