r8a66597 Renesas Electronics Corporation., r8a66597 Datasheet - Page 166
![no-image](/images/manufacturer_photos/0/5/561/renesas_electronics_corporation__sml.jpg)
r8a66597
Manufacturer Part Number
r8a66597
Description
Assp Usb2.0 2 Port Host/1 Port Peripheral Controller
Manufacturer
Renesas Electronics Corporation.
Datasheet
1.R8A66597.pdf
(185 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
r8a66597BG
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
r8a66597BG#DF1S
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
r8a66597FP
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
r8a66597FPRF1S
Manufacturer:
CYPRESS
Quantity:
9 103
R8A66597FP/DFP/BG
4.9 Required Timing Conditions (VIF = 2.7~3.6V, or 1.6~2.0V)
R e v 1 . 0 1
tw (CTRL_B)
tdwr (ALE - CTRL)
trec (CTRL_B)
tsu (A - ALE)
trecr (CTRL)
th (A - ALE)
trec (CTRL)
twr (CTRL)
tw (cycle1)
tw (cycle2)
tsu (Dend)
trec (ALE)
tw (CTRL)
th (Dend)
tw (RST)
tst (RST)
tw (ALE)
tsuw (A)
tsud (A)
Symbol
tsur (A)
thw (A)
tsu (D)
thd (A)
thr (A)
th (D)
O c t 1 7 , 2 0 0 8
ALE recovery time when using multiplex bus
DMA interface
Write/Read delay time when using multiplex
recovery time
FIFO/register
Control pulse
FIFO access
ALE pulse width when using multiplex bus
DACKi_N is
access cycle
width when
Address setup time when using multiplex
using burst
cycle time
only when
Control recovery time for burst transfers
transfers
Control
(FIFO)
Address setup hold time when using
Control starts width time after reset
used
time
p a g e 1 6 6 o f 1 8 3
DMA address write setup time
DMA address write hold time
Control recovery time (REG)
Control pulse width (write)
Control pulse width (read)
Address write setup time
Address read setup time
Address write hold time
Address read hold time
DEND input setup time
Reset pulse width time
DEND input hold time
Data setup time
Data hold time
multiplex bus
When using DMA transfers
When using DMA interface
When using split bus and
When using split bus and
corresponding to 47-2)
Item
bus
bus
8/16-bit FIFO access
8/16-bit FIFO access
16-bit FIFO access
Obus=1 (see Note)
(Other than cases
8-bit FIFO access
Other than above
(Separate bus)
(Multiplex bus)
with CPU bus
cycle steal
mentioned
Obus=0
CL=50pF
100
500
10
10
10
10
30
30
12
12
30
10
10
60
84
30
50
12
30
30
12
10
0
0
0
7
0
0
0
0
Rated value
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
47-1
47-2
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
48
49
50
51
52
53