m5m51016btp Renesas Electronics Corporation., m5m51016btp Datasheet - Page 59

no-image

m5m51016btp

Manufacturer Part Number
m5m51016btp
Description
Renesas 16-bit Single-chip Microcomputer M16c Family / M16c/20 Series
Manufacturer
Renesas Electronics Corporation.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
m5m51016btp-10LL/-10L
Manufacturer:
MIT
Quantity:
4 390
Part Number:
m5m51016btp-10LL/-10L
Manufacturer:
MIT
Quantity:
4 390
Part Number:
m5m51016btp-10VHTC4
Manufacturer:
MIT
Quantity:
20 000
Part Number:
m5m51016btp-10VLL
Manufacturer:
MIT
Quantity:
3 909
Part Number:
m5m51016btp-10VLL
Manufacturer:
MIT
Quantity:
3 909
Part Number:
m5m51016btp-10VLL
Manufacturer:
MITSUMI
Quantity:
20 000
Part Number:
m5m51016btp-12LL
Manufacturer:
MIT
Quantity:
4 390
Part Number:
m5m51016btp-70LL
Manufacturer:
MIT
Quantity:
20 000
Part Number:
m5m51016btp-70LLTC4
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
m5m51016btp-70LLTC4
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
M30245 Group
Rev.2.00 Oct 16, 2006
REJ09B0340-0200
Figure 2.3.8. Operation timing of reception in clock-synchronous serial I/O mode
Example of operation
Example of wiring
Overrun error flag
(OER)
CLKi
RxDi
Receive interrupt
request bit (IR)
Receive enable
bit (RE)
Transmit enable
bit (TE)
Transmit buffer
empty flag (Tl)
RTSi
Receive complete
flag (Rl)
The above timing applies to the following settings:
Shown in ( ) are bit symbols.
f
• RTS function is selected.
• CLK polarity select bit = “0”.
EXT
• External clock is selected.
: frequency of external clock
page 50 of 354
“H”
“L”
“1”
“0”
“1”
“0”
“1”
“0”
“1”
“0”
“1”
“0”
“1”
“0”
Microcomputer
Transferred from UARTi receive register
to UARTi receive buffer register
D
0
Dummy data is set in UARTi transmit buffer register
RTSi
CLKi
R
Cleared to “0” when interrupt request is accepted, or cleared by software
X
D
Di
1
D
2
D
3
D
Transferred from UARTi transmit register to UARTi transmit buffer register
4
1 / f
Reception data is taken in
Make sure that the following conditions are met when
the CLKi pin input =“H” before data reception
D
• Transmit enable bit
• Receive enable bit
• Dummy data write to UARTi transmit buffer register
5
EXT
D
6
D
7
Read out from UARTi receive buffer register
D
0
D
“1”
Even if the reception is completed, RTS does not change.
RTS becomes "L" when the RI bit changes from "1" to "0".
1
“1”
D
Transmitter side IC
2
D
CLK
T
Port
3
X
D
D
4
D
2. Clock-Synchronous Serial I/O
5
D
6

Related parts for m5m51016btp