m5m51016btp Renesas Electronics Corporation., m5m51016btp Datasheet - Page 212

no-image

m5m51016btp

Manufacturer Part Number
m5m51016btp
Description
Renesas 16-bit Single-chip Microcomputer M16c Family / M16c/20 Series
Manufacturer
Renesas Electronics Corporation.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
m5m51016btp-10LL/-10L
Manufacturer:
MIT
Quantity:
4 390
Part Number:
m5m51016btp-10LL/-10L
Manufacturer:
MIT
Quantity:
4 390
Part Number:
m5m51016btp-10VHTC4
Manufacturer:
MIT
Quantity:
20 000
Part Number:
m5m51016btp-10VLL
Manufacturer:
MIT
Quantity:
3 909
Part Number:
m5m51016btp-10VLL
Manufacturer:
MIT
Quantity:
3 909
Part Number:
m5m51016btp-10VLL
Manufacturer:
MITSUMI
Quantity:
20 000
Part Number:
m5m51016btp-12LL
Manufacturer:
MIT
Quantity:
4 390
Part Number:
m5m51016btp-70LL
Manufacturer:
MIT
Quantity:
20 000
Part Number:
m5m51016btp-70LLTC4
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
m5m51016btp-70LLTC4
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
M30245 Group
Rev.2.00 Oct 16, 2006
REJ09B0340-0200
(3) Isochronous Transfer: Endpoints 1 to 4 Transmit
When endpoints 1 to 4 IN are used for isochronous transfer, ISO bit and INTPT bit of USB endpoint
x IN control and status register are respectively set to “1” and to “0”, for isochronous transfer setting.
The endpoint x IN packet data preparation procedure in the isochronous transfer is same as the bulk
transfer.
Refer to “ Transmit Data Preparation” of “(2) Bulk Transfer: Endpoints 1 to 4 Transmit” (Continuous
transfer is valid for the bulk transfer only).
A packet whose PID is DATA0 is transmitted to the IN token from the host CPU.
When IN token is received from the host CPU while there are no data in IN FIFO, an empty packet
(with 0 data length) is automatically transmitted, an underrun error occurs, and the UNDER_RUN
flag is set to “1”.
When the UNDER_RUN flag is set to “1” while the error interrupt is enabled by USB function interrupt
enable register, an error interrupt request occurs (INTST8 is set to “1”).
When IN token is received from the host CPU while there are packet data in IN FIFO, data are
transmitted. At this time, the IN FIFO status is updated and the endpoint x IN interrupt request oc-
curs. In isochronous transfer, timing in which data are transmitted to the IN token from the host CPU
differs by setting of ISO_UPDATE bit. When ISO_UPDATE bit is set to “1”, setting “1” to
SET_IN_BUF_RDY bit, which is the packet control signal, is delayed until the next SOF packet is
received so that transmission of the IN FIFO data packet is delayed. At this time, whether there are
actual packet data or not, it is replied to the IN token that there are no packet data in the IN FIFO until
the next SOF packet is detected.
Also, for flushing the IN FIFO in isochronous IN transfer by using software, the AUTO FLUSH func-
tion is used.
While ISO_UPDATE bit =“1”, AUTO_FLUSH bit =“1”, and ISO bit (INxCSR8)=“1”, the USB function
control unit, at the time of detecting a SOF packet (from the host PC or on the artificial SOF), auto-
matically flushes old data packet inside the IN FIFO if both the IN_BUF_STS1 and the
IN_BUF_STS0 flags are “1” (IN FIFO full state). In isochronous transfer for double buffer, use the
AUTO FLUSH function.
Type of Transmit Transfer
Transmit Data Preparation
Transmit Operation
page 203 of 354
2. USB function

Related parts for m5m51016btp