m5m51016btp Renesas Electronics Corporation., m5m51016btp Datasheet - Page 179

no-image

m5m51016btp

Manufacturer Part Number
m5m51016btp
Description
Renesas 16-bit Single-chip Microcomputer M16c Family / M16c/20 Series
Manufacturer
Renesas Electronics Corporation.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
m5m51016btp-10LL/-10L
Manufacturer:
MIT
Quantity:
4 390
Part Number:
m5m51016btp-10LL/-10L
Manufacturer:
MIT
Quantity:
4 390
Part Number:
m5m51016btp-10VHTC4
Manufacturer:
MIT
Quantity:
20 000
Part Number:
m5m51016btp-10VLL
Manufacturer:
MIT
Quantity:
3 909
Part Number:
m5m51016btp-10VLL
Manufacturer:
MIT
Quantity:
3 909
Part Number:
m5m51016btp-10VLL
Manufacturer:
MITSUMI
Quantity:
20 000
Part Number:
m5m51016btp-12LL
Manufacturer:
MIT
Quantity:
4 390
Part Number:
m5m51016btp-70LL
Manufacturer:
MIT
Quantity:
20 000
Part Number:
m5m51016btp-70LLTC4
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
m5m51016btp-70LLTC4
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
M30245 Group
Rev.2.00 Oct 16, 2006
REJ09B0340-0200
Figure 2.8.31. USB address register
USB Function Address register
(b15)
0 0 0 0 0 0 0 0 0
b7
USB endpoint 0 control and status register consists of the bits concerning control information and
status information of endpoint 0.
• OUT_BUF_RDY Flag
• IN_BUF_RDY Flag
• SETUP Flag
• DATA_END Flag
• FORCE_STALL Flag
USB endpoint 0 control and status register
This flag shows the status of OUT FIFO.
The OUT_BUF_RDY flag is set to “1” in the following cases:
This flag shows the status of IN FIFO.
When this flag is set to “1”, shows that data to be transmitted to the host CPU exists in FIFO.
When transmission of the IN FIFO data is completed or when the SETUP_END flag is set to “1”, this
flag is cleared to “0”.
When the setup packet is received from the host CPU, this flag is set to “1”.
The OUT_BUF_RDY flag is also set to “1” at this time.
This flag is cleared by setting “1” to CLR_SETUP bit.
This flag shows the status phase control of control transfer.
After the status phase is started or when a new SETUP packet is received, this flag is automatically
set to “0”.
When DATA_END_MASK bit is set to “1” (at the time of resetting), the DATA_END flag is always set
to “0”, and endpoint 0 interrupt factor does not occur by clearing the DATA_END flag to “0”.
This flag shows the error occurrence in control transfer.
This flag is set to “1” for reporting an error when at least one of the following conditions occurs:
- The setup packet is received.
- One data packet is received from the host CPU in the data phase.
- IN token without SETUP stage is received.
- An incorrect data toggle is received in the STATUS stage. (DATA0 is used.)
- An incorrect data toggle is received in the SETUP stage. (DATA1 is used.)
- Data exceeding the one specified in the SETUP stage are required. (IN token is received after the
OUT FIFO.
DATA_END flag is set.)
Set the OUT_BUF_RDY flag to “0” by setting “1” to CLR_OUT_BUF_RDY bit after reading the
page 170 of 354
(b8)
b0
b7
b0
FUNAD6-0
Reserved
Bit Symbol
Symbol
USBA
Function address
Bit Name
Address
0280
16
7-bit programmable
function address
Must always be “0”
Function
When reset
0000
2. USB function
16
R W
O O
O O

Related parts for m5m51016btp