ep1sgx25d Altera Corporation, ep1sgx25d Datasheet - Page 174

no-image

ep1sgx25d

Manufacturer Part Number
ep1sgx25d
Description
Stratix Gx Device Family Data Sheet
Manufacturer
Altera Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ep1sgx25dF1020
Manufacturer:
ALTERA
0
Part Number:
ep1sgx25dF1020C5
Manufacturer:
Altera
Quantity:
10 000
Part Number:
ep1sgx25dF1020C5
Manufacturer:
ALTERA
0
Part Number:
ep1sgx25dF1020C5
Manufacturer:
ALTERA
Quantity:
200
Part Number:
ep1sgx25dF1020C5N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
ep1sgx25dF1020C5N
Manufacturer:
ALTERA
0
Part Number:
ep1sgx25dF1020C6
Manufacturer:
ALTERA
Quantity:
7
Part Number:
ep1sgx25dF1020C6
Manufacturer:
ALTERA
Quantity:
1 045
Part Number:
ep1sgx25dF1020C6
Manufacturer:
ALTERA
Quantity:
200
Part Number:
ep1sgx25dF1020C6N
Manufacturer:
ALTERA
Quantity:
3 000
I/O Structure
4–108
Stratix GX Device Handbook, Volume 1
Notes to
(1)
(2)
(3)
(4)
(5)
(6)
(7)
DDR SDRAM (1),
DDR SDRAM - side banks (2), (3),
(4)
RLDRAM II
QDR SRAM
QDRII SRAM
ZBT SRAM
Table 4–22. External RAM Support in EP1SGX10 Through EP1SGX40 Devices
These maximum clock rates apply if the Stratix GX device uses DQS phase-shift circuitry to interface with DDR
SDRAM. DQS phase-shift circuitry is only available in the top and bottom I/O banks (I/O banks 3, 4, 7, and 8).
For more information on DDR SDRAM, see AN 342: Interfacing DDR SDRAM with Stratix & Stratix GX Devices.
DDR SDRAM is supported on the Stratix GX device side I/O banks (I/O banks 1, 2, 5, and 6) without dedicated
DQS phase-shift circuitry. The read DQS signal is ignored in this mode.
These performance specifications are preliminary.
This device does not support RLDRAM II.
For more information on QDR or QDRII SRAM, see AN 349: QDR SRAM Controller Reference Design for Stratix &
Stratix GX Devices.
For more information on ZBT SRAM, see AN 329: ZBT SRAM Controller Reference Design for Stratix & Stratix GX
Devices.
DDR Memory Type
Table
(4)
(7)
(6)
(6)
4–22:
(2)
Table 4–22
RLDRAM II, QDR SRAM, QDRII SRAM, and ZBT SRAM interfaces in
EP1SGX10 through EP1SGX40 devices. The DDR SDRAM and QDR
SRAM numbers in
characterization with third-party DDR SDRAM and QDR SRAM devices
over temperature and voltage extremes.
In addition to six I/O registers and one input latch in the IOE for
interfacing to these high-speed memory interfaces, Stratix GX devices
also have dedicated circuitry for interfacing with DDR SDRAM. In every
Stratix GX device, the I/O banks at the top (I/O banks 3 and 4) and
bottom (I/O banks 7 and 8) of the device support DDR SDRAM up to 200
MHz. These pins support DQS signals with DQ bus modes of ×8, ×16, or
×32.
SSTL-2
SSTL-2
1.8-V HSTL
1.5-V HSTL
1.5-V HSTL
LVTTL
I/O Standard
shows the performance specification for DDR SDRAM,
Table 4–22
-5 Speed Grade -6 Speed Grade
have been verified with hardware
200
150
200
167
200
200
Maximum Clock Rate (MHz)
167
133
167
167
200
(5)
Altera Corporation
February 2005
-7 Speed
Grade
133
133
133
133
167
(5)

Related parts for ep1sgx25d