ep3c120f780c8nes Altera Corporation, ep3c120f780c8nes Datasheet - Page 71
ep3c120f780c8nes
Manufacturer Part Number
ep3c120f780c8nes
Description
Cyclone Iii Device Family
Manufacturer
Altera Corporation
Datasheet
1.EP3C120F780C8NES.pdf
(582 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- Current page: 71 of 582
- Download datasheet (7Mb)
Clocking Modes
Altera Corporation-Preliminary
March 2007
Clocking Mode
Independent
Input/output
Read/write
Single-clock
Table 4–6. Cyclone III Memory Clock Modes
f
True Dual-Port Mode
v
v
v
ROM Mode
Cyclone III memory blocks support ROM mode. A memory initialization
file (.mif) initializes the ROM contents of these blocks. The address lines
of the ROM are registered. The outputs can be registered or unregistered.
The ROM read operation is identical to the read operation in the single-
port RAM configuration.
FIFO Buffer Mode
Cyclone III memory blocks support single clock or dual clock FIFO buffer.
Dual clock FIFO buffers are useful when transferring data from one clock
domain to another clock domain. Cyclone III memory blocks do not
support simultaneous read and write from an empty FIFO buffer.
Refer to the Single- and Dual-Clock FIFO Megafunctions User Guide for
more information on FIFO buffers. You will find this at the Altera web
site at http://www.altera.com/literature/ug/ug_fifo.pdf.
Cyclone III M9K memory blocks support the following clocking modes:
■
■
■
■
1
1
Table 4–6
Independent
Input/output
Read/write
Single-clock
Violating the setup or hold time on the memory block input
registers could corrupt the memory contents. This applies to
both read and write operations.
Asynchronous clears are available on read address registers,
output registers and output latches only.
shows the clocking mode versus memory mode support matrix.
Simple Dual-Port Mode Single-Port Mode
v
v
v
Cyclone III Device Handbook, Volume 1
v
v
ROM Mode
Clocking Modes
v
v
v
FIFO Mode
4–17
v
v
Related parts for ep3c120f780c8nes
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: