dac1408d650 NXP Semiconductors, dac1408d650 Datasheet - Page 47

• Manufacturer Part Number: dac1408d650
• Description: Dual 14-bit Dac, Up To 650 Msps, 2? And 4? Interpolating With Jesd204a Interface
• Manufacturer: NXP Semiconductors

NXP Semiconductors
DAC1408D650_1
Objective data sheet
Table 56.
Table 57.
Default settings are shown highlighted.
Table 58.
Default settings are shown highlighted.
Table 59.
Bit
7 to 0
Bit
7
Bit
7 to 4
1 to 0
Bit
7
6
5
4
3
2
1
0
Symbol
SET_RATIO_PFD[3:0]
Symbol
SET_VCM[2:0]
Symbol
SET_SYNC_VCOM[3:0]
SET_SYNC_LEVEL[3:0]
Symbol
SPI_DAC_MXSEL
TEST_CLK_FB
RING_OSC_TEST
DES_TEST
DAC_TEST
JD_MODE
CDI_MODE
SR_CDI
SET_RATIO_PFD register (address 15h) bit description
SET_VCM_VOLTAGE register (address 16h) bit description
SET_SYNC register (address 17h) bit description
MISC_CNTRLS register (address 1Ah) bit description
Rev. 01 — 26 May 2009
Dual 14-bit DAC, up to 650 Msps, 2 and 4 interpolating
Access Value
R/W
Access Value
R/W
Access Value
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Access Value
R/W
R/W
-
0
1
0
1
0
1
-
-
-
-
-
Description
proportional chargepump pfd ( linear PLL)
Description
set Vcm voltage levelr
Description
deserializer test mode
dac-tes mode
ifdacdsp-mode (see section 3.2.1)
cdi-mode (see section 3.2.1)
soft reset cdi
Description
set sync transmitter common mode level
set sync transmitter outputlevel swing
normal mode (inv_sinc à dac-inputs)
io-bus direct mapped to dac-inputs
~sync = i_sync (normal operation)
~sync = f10_ln0
no action
ring_oscillator test enabled
DAC1408D650
© NXP B.V. 2009. All rights reserved.
47 of 88