dac1408d650 NXP Semiconductors, dac1408d650 Datasheet - Page 13

no-image

dac1408d650

Manufacturer Part Number
dac1408d650
Description
Dual 14-bit Dac, Up To 650 Msps, 2? And 4? Interpolating With Jesd204a Interface
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
dac1408d650HN/C1:5
Manufacturer:
Maxim
Quantity:
150
NXP Semiconductors
Table 5.
V
GNDIO are shorted together; T
V
specified.
[1]
[2]
[3]
[4]
[5]
[6]
[7]
DAC1408D650_1
Objective data sheet
Symbol
NSD
DDA(1V8)
DD(sintf)
D = guaranteed by design; C = guaranteed by characterization; I = 100 % industrially tested.
CLKP / CLKN and CLKINP / CLKINN inputs are at differential LVDS levels. An external termination resistor with a value of between 80
and 120
SYNC_OUTP / SYNC_OUTN outputs are differential LVDS outputs. They must be terminated by a resistor with a value of between 80
and 120 .
and the inductance between the receiver and the driver circuit ground voltage.
In the band [2.71 MHz
IMD3 rejection with 6 dBFs/tone.
Vin_p and Vin_n inputs are differential CML inputs. There are terminated internally to Vtt via 50
V
SFDR
gpd
= 1.8 V; V
= V
represents the ground potential difference voltage. This is the voltage that results from current flowing through the finite resistance
Characteristics
RBW
DD(PLL)
(see
Parameter
noise spectral density
=
DDA(3V3)
Figure
= V
56 dBc
DDD
11) should be connected across the pins.
f
= 3.3 V; T
offset
= V
…continued
DD(IO)
amb
< 3.51 MHz], the restricted bandwidth spurious-free dynamic range in a 30 kHz bandwidth is defined as:
15
= 40 C to +85 C; typical values measured at V
--------------------- - 2.715
f _offset
amb
= VDD
MHz
= +25 C; R
Conditions
f
s
= 640 Msps; 8 interpolation; f
noise shaper disable
noise shaper enable
(sintf)
= 1.65 V to 1.95 V; V
Rev. 01 — 26 May 2009
L
= 50 ; I
Dual 14-bit DAC, up to 650 Msps, 2 and 4 interpolating
O(fs)
= 20 mA; maximum sample rate; unless otherwise
DDA(3V3)
Test
C
C
o
= 19 MHz at 0 dBFS
[1]
= 3.0 V to 3.6 V; AGND, GND(PLL), DGND and
DDA(1V8)
Min
-
-
DAC1408D650
(see
= V
Typ
DD(PLL)
154
157
Figure
4).
= V
Max
-
-
© NXP B.V. 2009. All rights reserved.
DDD
= V
DD(IO)
Unit
dBm/Hz
dBm/Hz
13 of 88
=

Related parts for dac1408d650