si5315 Silicon Laboratories, si5315 Datasheet - Page 50

no-image

si5315

Manufacturer Part Number
si5315
Description
Synchronous Ethernet/telecom Jitter Attenuating Clock Multiplier
Manufacturer
Silicon Laboratories
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SI5315
Manufacturer:
TI
Quantity:
8 680
Part Number:
si5315-C
Manufacturer:
AUK
Quantity:
20 256
Part Number:
si53152-A01AGMR
0
Company:
Part Number:
si53152-A01AGMR
Quantity:
7 500
Part Number:
si53154-A01AGM
0
Part Number:
si53154-A01AGMR
Manufacturer:
SILICON LABS/芯科
Quantity:
20 000
Part Number:
si53154-A01AGMR
0
Company:
Part Number:
si53154-A11AGM
Quantity:
144
Part Number:
si53156-A01AGMR
0
Part Number:
si53159-A01AGM
Manufacturer:
SILICON LABS/芯科
Quantity:
20 000
Part Number:
si5315B-C-GMR
0
Si5315
50
Pin #
GND
PAD
27
26
25
24
29
28
33
30
34
35
36
Pin Name
FRQSEL3
FRQSEL2
FRQSEL1
FRQSEL0
CKOUT1–
CKOUT1+
CKOUT2–
CKOUT2+
SFOUT0
SFOUT1
GND
NC
GND
Table 18. Si5315 Pin Descriptions (Continued)
I/O
O
O
I
I
Signal Level
3-Level
3-Level
Supply
Multi
Multi
Preliminary Rev. 0.2
Frequency Select.
Three level inputs that select the input clock and clock multi-
plication ratio, depending on the FRQTBL setting.
These pins have both weak pull-ups and weak pull-downs
and default to M.
Some designs may require an external resistor voltage
divider when driven by an active device that will tri-state.
Clock Output 1.
Differential output clock with a frequency selected from a
table of values. Output signal format is selected by SFOUT
pins. Output is differential for LVPECL, LVDS, and CML com-
patible modes. For CMOS format, both output pins drive
identical single-ended clock outputs.
Signal Format Select.
Three level inputs that select the output signal format (com-
mon mode voltage and differential swing) for both CKOUT1
and CKOUT2.
These pins have both weak pull-ups and weak pull-downs
and default to M.
Some designs may require an external resistor voltage
divider when driven by an active device that will tri-state.
Clock Output 2.
Differential output clock with a frequency selected from a
table of values. Output signal format is selected by SFOUT
pins. Output is differential for LVPECL, LVDS, and CML com-
patible modes. For CMOS format, both output pins drive
identical single-ended clock outputs.
No Connect.
Leave floating. Make no external connections to this pin for
normal operation.
Ground Pad.
The ground pad must provide a low thermal and electrical
impedance to a ground plane.
SFOUT[1:0]
MM
HH
HM
MH
ML
LM
HL
LH
LL
Description
LVPECL
Reserved
LVDS
CML
Reserved
LVDS—Low Swing
CMOS
Disable
Reserved
Signal Format

Related parts for si5315